00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028 #define TIMER0_PRESCALER_DIV_0 0
00029 #define TIMER0_PRESCALER_DIV_1 1
00030 #define TIMER0_PRESCALER_DIV_8 2
00031 #define TIMER0_PRESCALER_DIV_64 3
00032 #define TIMER0_PRESCALER_DIV_256 4
00033 #define TIMER0_PRESCALER_DIV_1024 5
00034 #define TIMER0_PRESCALER_DIV_FALL 6
00035 #define TIMER0_PRESCALER_DIV_RISE 7
00036
00037 #define TIMER0_PRESCALER_REG_0 0
00038 #define TIMER0_PRESCALER_REG_1 1
00039 #define TIMER0_PRESCALER_REG_2 8
00040 #define TIMER0_PRESCALER_REG_3 64
00041 #define TIMER0_PRESCALER_REG_4 256
00042 #define TIMER0_PRESCALER_REG_5 1024
00043 #define TIMER0_PRESCALER_REG_6 -1
00044 #define TIMER0_PRESCALER_REG_7 -2
00045
00046
00047 #define TIMER1_PRESCALER_DIV_0 0
00048 #define TIMER1_PRESCALER_DIV_-3 1
00049 #define TIMER1_PRESCALER_DIV_-3 2
00050 #define TIMER1_PRESCALER_DIV_-3 3
00051 #define TIMER1_PRESCALER_DIV_-3 4
00052 #define TIMER1_PRESCALER_DIV_1 5
00053 #define TIMER1_PRESCALER_DIV_2 6
00054 #define TIMER1_PRESCALER_DIV_4 7
00055 #define TIMER1_PRESCALER_DIV_8 8
00056 #define TIMER1_PRESCALER_DIV_16 9
00057 #define TIMER1_PRESCALER_DIV_32 10
00058 #define TIMER1_PRESCALER_DIV_64 11
00059 #define TIMER1_PRESCALER_DIV_128 12
00060 #define TIMER1_PRESCALER_DIV_256 13
00061 #define TIMER1_PRESCALER_DIV_512 14
00062 #define TIMER1_PRESCALER_DIV_1024 15
00063
00064 #define TIMER1_PRESCALER_REG_0 0
00065 #define TIMER1_PRESCALER_REG_1 -3
00066 #define TIMER1_PRESCALER_REG_2 -3
00067 #define TIMER1_PRESCALER_REG_3 -3
00068 #define TIMER1_PRESCALER_REG_4 -3
00069 #define TIMER1_PRESCALER_REG_5 1
00070 #define TIMER1_PRESCALER_REG_6 2
00071 #define TIMER1_PRESCALER_REG_7 4
00072 #define TIMER1_PRESCALER_REG_8 8
00073 #define TIMER1_PRESCALER_REG_9 16
00074 #define TIMER1_PRESCALER_REG_10 32
00075 #define TIMER1_PRESCALER_REG_11 64
00076 #define TIMER1_PRESCALER_REG_12 128
00077 #define TIMER1_PRESCALER_REG_13 256
00078 #define TIMER1_PRESCALER_REG_14 512
00079 #define TIMER1_PRESCALER_REG_15 1024
00080
00081
00082
00083 #define TIMER0_AVAILABLE
00084 #define TIMER1_AVAILABLE
00085
00086
00087 #define SIG_OVERFLOW0_NUM 0
00088 #define SIG_OVERFLOW1_NUM 1
00089 #define SIG_OVERFLOW_TOTAL_NUM 2
00090
00091
00092 #define SIG_OUTPUT_COMPARE1_NUM 0
00093 #define SIG_OUTPUT_COMPARE_TOTAL_NUM 1
00094
00095
00096 #define PWM1_NUM 0
00097 #define PWM_TOTAL_NUM 1
00098
00099
00100 #define SIG_INPUT_CAPTURE_TOTAL_NUM 0
00101
00102
00103
00104 #define WDP0_REG WDTCR
00105 #define WDP1_REG WDTCR
00106 #define WDP2_REG WDTCR
00107 #define WDE_REG WDTCR
00108 #define WDTOE_REG WDTCR
00109
00110
00111 #define PCIE_REG GIMSK
00112 #define INT0_REG GIMSK
00113
00114
00115 #define MUX0_REG ADMUX
00116 #define MUX1_REG ADMUX
00117 #define MUX2_REG ADMUX
00118 #define ADLAR_REG ADMUX
00119 #define REFS0_REG ADMUX
00120 #define REFS1_REG ADMUX
00121
00122
00123 #define CS10_REG TCCR1
00124 #define CS11_REG TCCR1
00125 #define CS12_REG TCCR1
00126 #define CS13_REG TCCR1
00127 #define COM1A0_REG TCCR1
00128 #define COM1A1_REG TCCR1
00129 #define PWM1_REG TCCR1
00130 #define CTC1_REG TCCR1
00131
00132
00133 #define CS00_REG TCCR0
00134 #define CS01_REG TCCR0
00135 #define CS02_REG TCCR0
00136
00137
00138 #define C_REG SREG
00139 #define Z_REG SREG
00140 #define N_REG SREG
00141 #define V_REG SREG
00142 #define S_REG SREG
00143 #define H_REG SREG
00144 #define T_REG SREG
00145 #define I_REG SREG
00146
00147
00148 #define DDB0_REG DDRB
00149 #define DDB1_REG DDRB
00150 #define DDB2_REG DDRB
00151 #define DDB3_REG DDRB
00152 #define DDB4_REG DDRB
00153 #define DDB5_REG DDRB
00154
00155
00156 #define EEDR0_REG EEDR
00157 #define EEDR1_REG EEDR
00158 #define EEDR2_REG EEDR
00159 #define EEDR3_REG EEDR
00160 #define EEDR4_REG EEDR
00161 #define EEDR5_REG EEDR
00162 #define EEDR6_REG EEDR
00163 #define EEDR7_REG EEDR
00164
00165
00166 #define OCR1A0_REG OCR1A
00167 #define OCR1A1_REG OCR1A
00168 #define OCR1A2_REG OCR1A
00169 #define OCR1A3_REG OCR1A
00170 #define OCR1A4_REG OCR1A
00171 #define OCR1A5_REG OCR1A
00172 #define OCR1A6_REG OCR1A
00173 #define OCR1A7_REG OCR1A
00174
00175
00176 #define PCIF_REG GIFR
00177 #define INTF0_REG GIFR
00178
00179
00180 #define TOIE0_REG TIMSK
00181 #define TOIE1_REG TIMSK
00182 #define OCIE1A_REG TIMSK
00183
00184
00185 #define PSR0_REG SFIOR
00186 #define PSR1_REG SFIOR
00187 #define FOC1A_REG SFIOR
00188
00189
00190 #define ACIS0_REG ACSR
00191 #define ACIS1_REG ACSR
00192 #define ACIE_REG ACSR
00193 #define ACI_REG ACSR
00194 #define ACO_REG ACSR
00195 #define ACBG_REG ACSR
00196 #define ACD_REG ACSR
00197
00198
00199 #define PORF_REG MCUSR
00200 #define EXTRF_REG MCUSR
00201 #define BORF_REG MCUSR
00202 #define WDRF_REG MCUSR
00203
00204
00205 #define EERE_REG EECR
00206 #define EEWE_REG EECR
00207 #define EEMWE_REG EECR
00208 #define EERIE_REG EECR
00209
00210
00211 #define CAL0_REG OSCCAL
00212 #define CAL1_REG OSCCAL
00213 #define CAL2_REG OSCCAL
00214 #define CAL3_REG OSCCAL
00215 #define CAL4_REG OSCCAL
00216 #define CAL5_REG OSCCAL
00217 #define CAL6_REG OSCCAL
00218 #define CAL7_REG OSCCAL
00219
00220
00221 #define ADCL0_REG ADCL
00222 #define ADCL1_REG ADCL
00223 #define ADCL2_REG ADCL
00224 #define ADCL3_REG ADCL
00225 #define ADCL4_REG ADCL
00226 #define ADCL5_REG ADCL
00227 #define ADCL6_REG ADCL
00228 #define ADCL7_REG ADCL
00229
00230
00231 #define EEAR0_REG EEAR
00232 #define EEAR1_REG EEAR
00233 #define EEAR2_REG EEAR
00234 #define EEAR3_REG EEAR
00235 #define EEAR4_REG EEAR
00236 #define EEAR5_REG EEAR
00237
00238
00239 #define PORTB0_REG PORTB
00240 #define PORTB1_REG PORTB
00241 #define PORTB2_REG PORTB
00242 #define PORTB3_REG PORTB
00243 #define PORTB4_REG PORTB
00244
00245
00246 #define ADCH0_REG ADCH
00247 #define ADCH1_REG ADCH
00248 #define ADCH2_REG ADCH
00249 #define ADCH3_REG ADCH
00250 #define ADCH4_REG ADCH
00251 #define ADCH5_REG ADCH
00252 #define ADCH6_REG ADCH
00253 #define ADCH7_REG ADCH
00254
00255
00256 #define TCNT00_REG TCNT0
00257 #define TCNT01_REG TCNT0
00258 #define TCNT02_REG TCNT0
00259 #define TCNT03_REG TCNT0
00260 #define TCNT04_REG TCNT0
00261 #define TCNT05_REG TCNT0
00262 #define TCNT06_REG TCNT0
00263 #define TCNT07_REG TCNT0
00264
00265
00266 #define TCNT1_0_REG TCNT1
00267 #define TCNT1_1_REG TCNT1
00268 #define TCNT1_2_REG TCNT1
00269 #define TCNT1_3_REG TCNT1
00270 #define TCNT1_4_REG TCNT1
00271 #define TCNT1_5_REG TCNT1
00272 #define TCNT1_6_REG TCNT1
00273 #define TCNT1_7_REG TCNT1
00274
00275
00276 #define TOV0_REG TIFR
00277 #define TOV1_REG TIFR
00278 #define OCF1A_REG TIFR
00279
00280
00281 #define ADPS0_REG ADCSR
00282 #define ADPS1_REG ADCSR
00283 #define ADPS2_REG ADCSR
00284 #define ADIE_REG ADCSR
00285 #define ADIF_REG ADCSR
00286 #define ADFR_REG ADCSR
00287 #define ADSC_REG ADCSR
00288 #define ADEN_REG ADCSR
00289
00290
00291 #define PINB0_REG PINB
00292 #define PINB1_REG PINB
00293 #define PINB2_REG PINB
00294 #define PINB3_REG PINB
00295 #define PINB4_REG PINB
00296 #define PINB5_REG PINB
00297
00298
00299 #define OCR1B0_REG OCR1B
00300 #define OCR1B1_REG OCR1B
00301 #define OCR1B2_REG OCR1B
00302 #define OCR1B3_REG OCR1B
00303 #define OCR1B4_REG OCR1B
00304 #define OCR1B5_REG OCR1B
00305 #define OCR1B6_REG OCR1B
00306 #define OCR1B7_REG OCR1B
00307
00308
00309 #define ISC00_REG MCUCR
00310 #define ISC01_REG MCUCR
00311 #define SM0_REG MCUCR
00312 #define SM1_REG MCUCR
00313 #define SE_REG MCUCR
00314 #define PUD_REG MCUCR
00315
00316
00317 #define MOSI_PORT PORTB
00318 #define MOSI_BIT 0
00319 #define AIN0_PORT PORTB
00320 #define AIN0_BIT 0
00321 #define AREF_PORT PORTB
00322 #define AREF_BIT 0
00323
00324 #define MISO_PORT PORTB
00325 #define MISO_BIT 1
00326 #define AIN1_PORT PORTB
00327 #define AIN1_BIT 1
00328 #define OCP_PORT PORTB
00329 #define OCP_BIT 1
00330
00331 #define SCK_PORT PORTB
00332 #define SCK_BIT 2
00333 #define ADC1_PORT PORTB
00334 #define ADC1_BIT 2
00335 #define T0_PORT PORTB
00336 #define T0_BIT 2
00337 #define INT0_PORT PORTB
00338 #define INT0_BIT 2
00339
00340 #define ADC2_PORT PORTB
00341 #define ADC2_BIT 3
00342
00343 #define ADC3_PORT PORTB
00344 #define ADC3_BIT 4
00345
00346 #define RESET_PORT PORTB
00347 #define RESET_BIT 5
00348 #define ADC0_PORT PORTB
00349 #define ADC0_BIT 5
00350
00351