00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028 #define TIMER0_PRESCALER_DIV_0 0
00029 #define TIMER0_PRESCALER_DIV_1 1
00030 #define TIMER0_PRESCALER_DIV_8 2
00031 #define TIMER0_PRESCALER_DIV_64 3
00032 #define TIMER0_PRESCALER_DIV_256 4
00033 #define TIMER0_PRESCALER_DIV_1024 5
00034 #define TIMER0_PRESCALER_DIV_FALL 6
00035 #define TIMER0_PRESCALER_DIV_RISE 7
00036
00037 #define TIMER0_PRESCALER_REG_0 0
00038 #define TIMER0_PRESCALER_REG_1 1
00039 #define TIMER0_PRESCALER_REG_2 8
00040 #define TIMER0_PRESCALER_REG_3 64
00041 #define TIMER0_PRESCALER_REG_4 256
00042 #define TIMER0_PRESCALER_REG_5 1024
00043 #define TIMER0_PRESCALER_REG_6 -1
00044 #define TIMER0_PRESCALER_REG_7 -2
00045
00046
00047
00048
00049
00050 #define SIG_OVERFLOW_TOTAL_NUM 0
00051
00052
00053 #define SIG_OUTPUT_COMPARE_TOTAL_NUM 0
00054
00055
00056 #define PWM_TOTAL_NUM 0
00057
00058
00059 #define SIG_INPUT_CAPTURE_TOTAL_NUM 0
00060
00061
00062
00063 #define CLKPS0_REG CLKPSR
00064 #define CLKPS1_REG CLKPSR
00065 #define CLKPS2_REG CLKPSR
00066 #define CLKPS3_REG CLKPSR
00067
00068
00069 #define VLM0_REG VLMCSR
00070 #define VLM1_REG VLMCSR
00071 #define VLMIE_REG VLMCSR
00072 #define VLMF_REG VLMCSR
00073
00074
00075 #define MUX0_REG ADMUX
00076 #define MUX1_REG ADMUX
00077
00078
00079 #define TCNT0_8_REG TCNT0H
00080 #define TCNT0_9_REG TCNT0H
00081 #define TCNT0_10_REG TCNT0H
00082 #define TCNT0_11_REG TCNT0H
00083 #define TCNT0_12_REG TCNT0H
00084 #define TCNT0_13_REG TCNT0H
00085 #define TCNT0_14_REG TCNT0H
00086 #define TCNT0_15_REG TCNT0H
00087
00088
00089 #define BBMB_REG PORTCR
00090
00091
00092 #define CCP0_REG CCP
00093 #define CCP1_REG CCP
00094 #define CCP2_REG CCP
00095 #define CCP3_REG CCP
00096 #define CCP4_REG CCP
00097 #define CCP5_REG CCP
00098 #define CCP6_REG CCP
00099 #define CCP7_REG CCP
00100
00101
00102 #define TCNT0_0_REG TCNT0L
00103 #define TCNT0_1_REG TCNT0L
00104 #define TCNT0_2_REG TCNT0L
00105 #define TCNT0_3_REG TCNT0L
00106 #define TCNT0_4_REG TCNT0L
00107 #define TCNT0_5_REG TCNT0L
00108 #define TCNT0_6_REG TCNT0L
00109 #define TCNT0_7_REG TCNT0L
00110
00111
00112 #define WDP0_REG WDTCSR
00113 #define WDP1_REG WDTCSR
00114 #define WDP2_REG WDTCSR
00115 #define WDE_REG WDTCSR
00116 #define WDP3_REG WDTCSR
00117 #define WDIE_REG WDTCSR
00118 #define WDIF_REG WDTCSR
00119
00120
00121 #define DDB0_REG DDRB
00122 #define DDB1_REG DDRB
00123 #define DDB2_REG DDRB
00124 #define DDB3_REG DDRB
00125
00126
00127 #define ACIS0_REG ACSR
00128 #define ACIS1_REG ACSR
00129 #define ACIC_REG ACSR
00130 #define ACIE_REG ACSR
00131 #define ACI_REG ACSR
00132 #define ACO_REG ACSR
00133 #define ACD_REG ACSR
00134
00135
00136 #define PSR_REG GTCCR
00137 #define TSM_REG GTCCR
00138
00139
00140 #define CAL0_REG OSCCAL
00141 #define CAL1_REG OSCCAL
00142 #define CAL2_REG OSCCAL
00143 #define CAL3_REG OSCCAL
00144 #define CAL4_REG OSCCAL
00145 #define CAL5_REG OSCCAL
00146 #define CAL6_REG OSCCAL
00147 #define CAL7_REG OSCCAL
00148
00149
00150 #define ADPS0_REG ADCSRA
00151 #define ADPS1_REG ADCSRA
00152 #define ADPS2_REG ADCSRA
00153 #define ADIE_REG ADCSRA
00154 #define ADIF_REG ADCSRA
00155 #define ADATE_REG ADCSRA
00156 #define ADSC_REG ADCSRA
00157 #define ADEN_REG ADCSRA
00158
00159
00160 #define ADTS0_REG ADCSRB
00161 #define ADTS1_REG ADCSRB
00162 #define ADTS2_REG ADCSRB
00163
00164
00165 #define PORF_REG RSTFLR
00166 #define EXTRF_REG RSTFLR
00167 #define WDRF_REG RSTFLR
00168
00169
00170 #define SP8_REG SPH
00171 #define SP9_REG SPH
00172 #define SP10_REG SPH
00173 #define SP11_REG SPH
00174 #define SP12_REG SPH
00175 #define SP13_REG SPH
00176 #define SP14_REG SPH
00177 #define SP15_REG SPH
00178
00179
00180 #define SP0_REG SPL
00181 #define SP1_REG SPL
00182 #define SP2_REG SPL
00183 #define SP3_REG SPL
00184 #define SP4_REG SPL
00185 #define SP5_REG SPL
00186 #define SP6_REG SPL
00187 #define SP7_REG SPL
00188
00189
00190 #define PCIF0_REG PCIFR
00191
00192
00193 #define PRTIM0_REG PRR
00194 #define PRADC_REG PRR
00195
00196
00197 #define OCR0B0_REG OCR0BL
00198 #define OCR0B1_REG OCR0BL
00199 #define OCR0B2_REG OCR0BL
00200 #define OCR0B3_REG OCR0BL
00201 #define OCR0B4_REG OCR0BL
00202 #define OCR0B5_REG OCR0BL
00203 #define OCR0B6_REG OCR0BL
00204 #define OCR0B7_REG OCR0BL
00205
00206
00207 #define PCINT0_REG PCMSK
00208 #define PCINT1_REG PCMSK
00209 #define PCINT2_REG PCMSK
00210 #define PCINT3_REG PCMSK
00211
00212
00213 #define ADC0_REG ADCL
00214 #define ADC1_REG ADCL
00215 #define ADC2_REG ADCL
00216 #define ADC3_REG ADCL
00217 #define ADC4_REG ADCL
00218 #define ADC5_REG ADCL
00219 #define ADC6_REG ADCL
00220 #define ADC7_REG ADCL
00221
00222
00223 #define SE_REG SMCR
00224 #define SM0_REG SMCR
00225 #define SM1_REG SMCR
00226 #define SM2_REG SMCR
00227
00228
00229 #define PORTB0_REG PORTB
00230 #define PORTB1_REG PORTB
00231 #define PORTB2_REG PORTB
00232 #define PORTB3_REG PORTB
00233
00234
00235 #define PCIE0_REG PCICR
00236
00237
00238 #define NVMBSY_REG NVMCSR
00239
00240
00241 #define INT0_REG EIMSK
00242
00243
00244 #define TOIE0_REG TIMSK0
00245 #define OCIE0A_REG TIMSK0
00246 #define OCIE0B_REG TIMSK0
00247 #define ICIE0_REG TIMSK0
00248
00249
00250 #define C_REG SREG
00251 #define Z_REG SREG
00252 #define N_REG SREG
00253 #define V_REG SREG
00254 #define S_REG SREG
00255 #define H_REG SREG
00256 #define T_REG SREG
00257 #define I_REG SREG
00258
00259
00260 #define CS00_REG TCCR0B
00261 #define CS01_REG TCCR0B
00262 #define CS02_REG TCCR0B
00263 #define WGM02_REG TCCR0B
00264 #define WGM03_REG TCCR0B
00265 #define ICES0_REG TCCR0B
00266 #define ICNC0_REG TCCR0B
00267
00268
00269 #define FOC0B_REG TCCR0C
00270 #define FOC0A_REG TCCR0C
00271
00272
00273 #define WGM00_REG TCCR0A
00274 #define WGM01_REG TCCR0A
00275 #define COM0B0_REG TCCR0A
00276 #define COM0B1_REG TCCR0A
00277 #define COM0A0_REG TCCR0A
00278 #define COM0A1_REG TCCR0A
00279
00280
00281 #define CLKMS0_REG CLKMSR
00282 #define CLKMS1_REG CLKMSR
00283
00284
00285 #define ISC00_REG EICRA
00286 #define ISC01_REG EICRA
00287
00288
00289 #define PINB0_REG PINB
00290 #define PINB1_REG PINB
00291 #define PINB2_REG PINB
00292 #define PINB3_REG PINB
00293
00294
00295 #define INTF0_REG EIFR
00296
00297
00298 #define ADC0D_REG DIDR0
00299 #define ADC1D_REG DIDR0
00300 #define ADC2D_REG DIDR0
00301 #define ADC3D_REG DIDR0
00302 #define AIN0D_REG DIDR0
00303 #define AIN1D_REG DIDR0
00304
00305
00306 #define OCR0A0_REG OCR0AL
00307 #define OCR0A1_REG OCR0AL
00308 #define OCR0A2_REG OCR0AL
00309 #define OCR0A3_REG OCR0AL
00310 #define OCR0A4_REG OCR0AL
00311 #define OCR0A5_REG OCR0AL
00312 #define OCR0A6_REG OCR0AL
00313 #define OCR0A7_REG OCR0AL
00314
00315
00316 #define NVMCMD0_REG NVMCMD
00317 #define NVMCMD1_REG NVMCMD
00318 #define NVMCMD2_REG NVMCMD
00319 #define NVMCMD3_REG NVMCMD
00320 #define NVMCMD4_REG NVMCMD
00321 #define NVMCMD5_REG NVMCMD
00322
00323
00324 #define ICR0_0_REG ICR0L
00325 #define ICR0_1_REG ICR0L
00326 #define ICR0_2_REG ICR0L
00327 #define ICR0_3_REG ICR0L
00328 #define ICR0_4_REG ICR0L
00329 #define ICR0_5_REG ICR0L
00330 #define ICR0_6_REG ICR0L
00331 #define ICR0_7_REG ICR0L
00332
00333
00334 #define OCR0A8_REG OCR0AH
00335 #define OCR0A9_REG OCR0AH
00336 #define OCR0A10_REG OCR0AH
00337 #define OCR0A11_REG OCR0AH
00338 #define OCR0A12_REG OCR0AH
00339 #define OCR0A13_REG OCR0AH
00340 #define OCR0A14_REG OCR0AH
00341 #define OCR0A15_REG OCR0AH
00342
00343
00344 #define ICR0_8_REG ICR0H
00345 #define ICR0_9_REG ICR0H
00346 #define ICR0_10_REG ICR0H
00347 #define ICR0_11_REG ICR0H
00348 #define ICR0_12_REG ICR0H
00349 #define ICR0_13_REG ICR0H
00350 #define ICR0_14_REG ICR0H
00351 #define ICR0_15_REG ICR0H
00352
00353
00354 #define PUEB0_REG PUEB
00355 #define PUEB1_REG PUEB
00356 #define PUEB2_REG PUEB
00357 #define PUEB3_REG PUEB
00358
00359
00360 #define OCR0B8_REG OCR0BH
00361 #define OCR0B9_REG OCR0BH
00362 #define OCR0B10_REG OCR0BH
00363 #define OCR0B11_REG OCR0BH
00364 #define OCR0B12_REG OCR0BH
00365 #define OCR0B13_REG OCR0BH
00366 #define OCR0B14_REG OCR0BH
00367 #define OCR0B15_REG OCR0BH
00368
00369
00370 #define TOV0_REG TIFR0
00371 #define OCF0A_REG TIFR0
00372 #define OCF0B_REG TIFR0
00373 #define ICF0_REG TIFR0
00374
00375
00376