00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028 #define TIMER0_PRESCALER_DIV_0 0
00029 #define TIMER0_PRESCALER_DIV_1 1
00030 #define TIMER0_PRESCALER_DIV_8 2
00031 #define TIMER0_PRESCALER_DIV_64 3
00032 #define TIMER0_PRESCALER_DIV_256 4
00033 #define TIMER0_PRESCALER_DIV_1024 5
00034 #define TIMER0_PRESCALER_DIV_FALL 6
00035 #define TIMER0_PRESCALER_DIV_RISE 7
00036
00037 #define TIMER0_PRESCALER_REG_0 0
00038 #define TIMER0_PRESCALER_REG_1 1
00039 #define TIMER0_PRESCALER_REG_2 8
00040 #define TIMER0_PRESCALER_REG_3 64
00041 #define TIMER0_PRESCALER_REG_4 256
00042 #define TIMER0_PRESCALER_REG_5 1024
00043 #define TIMER0_PRESCALER_REG_6 -1
00044 #define TIMER0_PRESCALER_REG_7 -2
00045
00046
00047 #define TIMER1_PRESCALER_DIV_0 0
00048 #define TIMER1_PRESCALER_DIV_1 1
00049 #define TIMER1_PRESCALER_DIV_8 2
00050 #define TIMER1_PRESCALER_DIV_64 3
00051 #define TIMER1_PRESCALER_DIV_256 4
00052 #define TIMER1_PRESCALER_DIV_1024 5
00053 #define TIMER1_PRESCALER_DIV_FALL 6
00054 #define TIMER1_PRESCALER_DIV_RISE 7
00055
00056 #define TIMER1_PRESCALER_REG_0 0
00057 #define TIMER1_PRESCALER_REG_1 1
00058 #define TIMER1_PRESCALER_REG_2 8
00059 #define TIMER1_PRESCALER_REG_3 64
00060 #define TIMER1_PRESCALER_REG_4 256
00061 #define TIMER1_PRESCALER_REG_5 1024
00062 #define TIMER1_PRESCALER_REG_6 -1
00063 #define TIMER1_PRESCALER_REG_7 -2
00064
00065
00066 #define TIMER2_PRESCALER_DIV_0 0
00067 #define TIMER2_PRESCALER_DIV_1 1
00068 #define TIMER2_PRESCALER_DIV_8 2
00069 #define TIMER2_PRESCALER_DIV_32 3
00070 #define TIMER2_PRESCALER_DIV_64 4
00071 #define TIMER2_PRESCALER_DIV_128 5
00072 #define TIMER2_PRESCALER_DIV_256 6
00073 #define TIMER2_PRESCALER_DIV_1024 7
00074
00075 #define TIMER2_PRESCALER_REG_0 0
00076 #define TIMER2_PRESCALER_REG_1 1
00077 #define TIMER2_PRESCALER_REG_2 8
00078 #define TIMER2_PRESCALER_REG_3 32
00079 #define TIMER2_PRESCALER_REG_4 64
00080 #define TIMER2_PRESCALER_REG_5 128
00081 #define TIMER2_PRESCALER_REG_6 256
00082 #define TIMER2_PRESCALER_REG_7 1024
00083
00084
00085
00086 #define TIMER0_AVAILABLE
00087 #define TIMER0A_AVAILABLE
00088 #define TIMER0B_AVAILABLE
00089 #define TIMER1_AVAILABLE
00090 #define TIMER1A_AVAILABLE
00091 #define TIMER1B_AVAILABLE
00092 #define TIMER2_AVAILABLE
00093 #define TIMER2A_AVAILABLE
00094 #define TIMER2B_AVAILABLE
00095
00096
00097 #define SIG_OVERFLOW0_NUM 0
00098 #define SIG_OVERFLOW1_NUM 1
00099 #define SIG_OVERFLOW2_NUM 2
00100 #define SIG_OVERFLOW_TOTAL_NUM 3
00101
00102
00103 #define SIG_OUTPUT_COMPARE0A_NUM 0
00104 #define SIG_OUTPUT_COMPARE0B_NUM 1
00105 #define SIG_OUTPUT_COMPARE1A_NUM 2
00106 #define SIG_OUTPUT_COMPARE1B_NUM 3
00107 #define SIG_OUTPUT_COMPARE2A_NUM 4
00108 #define SIG_OUTPUT_COMPARE2B_NUM 5
00109 #define SIG_OUTPUT_COMPARE_TOTAL_NUM 6
00110
00111
00112 #define PWM0A_NUM 0
00113 #define PWM0B_NUM 1
00114 #define PWM1A_NUM 2
00115 #define PWM1B_NUM 3
00116 #define PWM2A_NUM 4
00117 #define PWM2B_NUM 5
00118 #define PWM_TOTAL_NUM 6
00119
00120
00121 #define SIG_INPUT_CAPTURE1_NUM 0
00122 #define SIG_INPUT_CAPTURE_TOTAL_NUM 1
00123
00124
00125
00126 #define MUX0_REG ADMUX
00127 #define MUX1_REG ADMUX
00128 #define MUX2_REG ADMUX
00129 #define MUX3_REG ADMUX
00130 #define MUX4_REG ADMUX
00131 #define ADLAR_REG ADMUX
00132 #define REFS0_REG ADMUX
00133 #define REFS1_REG ADMUX
00134
00135
00136 #define WDP0_REG WDTCSR
00137 #define WDP1_REG WDTCSR
00138 #define WDP2_REG WDTCSR
00139 #define WDE_REG WDTCSR
00140 #define WDCE_REG WDTCSR
00141 #define WDP3_REG WDTCSR
00142 #define WDIE_REG WDTCSR
00143 #define WDIF_REG WDTCSR
00144
00145
00146 #define EEDR0_REG EEDR
00147 #define EEDR1_REG EEDR
00148 #define EEDR2_REG EEDR
00149 #define EEDR3_REG EEDR
00150 #define EEDR4_REG EEDR
00151 #define EEDR5_REG EEDR
00152 #define EEDR6_REG EEDR
00153 #define EEDR7_REG EEDR
00154
00155
00156 #define ACIS0_REG ACSR
00157 #define ACIS1_REG ACSR
00158 #define ACIC_REG ACSR
00159 #define ACIE_REG ACSR
00160 #define ACI_REG ACSR
00161 #define ACO_REG ACSR
00162 #define ACBG_REG ACSR
00163 #define ACD_REG ACSR
00164
00165
00166 #define RAMPZ0_REG RAMPZ
00167
00168
00169 #define OCR2B_0_REG OCR2B
00170 #define OCR2B_1_REG OCR2B
00171 #define OCR2B_2_REG OCR2B
00172 #define OCR2B_3_REG OCR2B
00173 #define OCR2B_4_REG OCR2B
00174 #define OCR2B_5_REG OCR2B
00175 #define OCR2B_6_REG OCR2B
00176 #define OCR2B_7_REG OCR2B
00177
00178
00179 #define OCR2A_0_REG OCR2A
00180 #define OCR2A_1_REG OCR2A
00181 #define OCR2A_2_REG OCR2A
00182 #define OCR2A_3_REG OCR2A
00183 #define OCR2A_4_REG OCR2A
00184 #define OCR2A_5_REG OCR2A
00185 #define OCR2A_6_REG OCR2A
00186 #define OCR2A_7_REG OCR2A
00187
00188
00189 #define SPDR0_REG SPDR
00190 #define SPDR1_REG SPDR
00191 #define SPDR2_REG SPDR
00192 #define SPDR3_REG SPDR
00193 #define SPDR4_REG SPDR
00194 #define SPDR5_REG SPDR
00195 #define SPDR6_REG SPDR
00196 #define SPDR7_REG SPDR
00197
00198
00199 #define SPI2X_REG SPSR
00200 #define WCOL_REG SPSR
00201 #define SPIF_REG SPSR
00202
00203
00204 #define SP8_REG SPH
00205 #define SP9_REG SPH
00206 #define SP10_REG SPH
00207 #define SP11_REG SPH
00208 #define SP12_REG SPH
00209
00210
00211 #define ICR1L0_REG ICR1L
00212 #define ICR1L1_REG ICR1L
00213 #define ICR1L2_REG ICR1L
00214 #define ICR1L3_REG ICR1L
00215 #define ICR1L4_REG ICR1L
00216 #define ICR1L5_REG ICR1L
00217 #define ICR1L6_REG ICR1L
00218 #define ICR1L7_REG ICR1L
00219
00220
00221 #define TWPS0_REG TWSR
00222 #define TWPS1_REG TWSR
00223 #define TWS3_REG TWSR
00224 #define TWS4_REG TWSR
00225 #define TWS5_REG TWSR
00226 #define TWS6_REG TWSR
00227 #define TWS7_REG TWSR
00228
00229
00230 #define MPCM0_REG UCSR0A
00231 #define U2X0_REG UCSR0A
00232 #define UPE0_REG UCSR0A
00233 #define DOR0_REG UCSR0A
00234 #define FE0_REG UCSR0A
00235 #define UDRE0_REG UCSR0A
00236 #define TXC0_REG UCSR0A
00237 #define RXC0_REG UCSR0A
00238
00239
00240 #define UCPOL0_REG UCSR0C
00241 #define UCSZ00_REG UCSR0C
00242 #define UCSZ01_REG UCSR0C
00243 #define USBS0_REG UCSR0C
00244 #define UPM00_REG UCSR0C
00245 #define UPM01_REG UCSR0C
00246 #define UMSEL00_REG UCSR0C
00247 #define UMSEL01_REG UCSR0C
00248
00249
00250 #define TXB80_REG UCSR0B
00251 #define RXB80_REG UCSR0B
00252 #define UCSZ02_REG UCSR0B
00253 #define TXEN0_REG UCSR0B
00254 #define RXEN0_REG UCSR0B
00255 #define UDRIE0_REG UCSR0B
00256 #define TXCIE0_REG UCSR0B
00257 #define RXCIE0_REG UCSR0B
00258
00259
00260 #define TCNT1H0_REG TCNT1H
00261 #define TCNT1H1_REG TCNT1H
00262 #define TCNT1H2_REG TCNT1H
00263 #define TCNT1H3_REG TCNT1H
00264 #define TCNT1H4_REG TCNT1H
00265 #define TCNT1H5_REG TCNT1H
00266 #define TCNT1H6_REG TCNT1H
00267 #define TCNT1H7_REG TCNT1H
00268
00269
00270 #define PORTC0_REG PORTC
00271 #define PORTC1_REG PORTC
00272 #define PORTC2_REG PORTC
00273 #define PORTC3_REG PORTC
00274 #define PORTC4_REG PORTC
00275 #define PORTC5_REG PORTC
00276 #define PORTC6_REG PORTC
00277 #define PORTC7_REG PORTC
00278
00279
00280 #define PORTA0_REG PORTA
00281 #define PORTA1_REG PORTA
00282 #define PORTA2_REG PORTA
00283 #define PORTA3_REG PORTA
00284 #define PORTA4_REG PORTA
00285 #define PORTA5_REG PORTA
00286 #define PORTA6_REG PORTA
00287 #define PORTA7_REG PORTA
00288
00289
00290 #define UDR1_0_REG UDR1
00291 #define UDR1_1_REG UDR1
00292 #define UDR1_2_REG UDR1
00293 #define UDR1_3_REG UDR1
00294 #define UDR1_4_REG UDR1
00295 #define UDR1_5_REG UDR1
00296 #define UDR1_6_REG UDR1
00297 #define UDR1_7_REG UDR1
00298
00299
00300 #define UDR0_0_REG UDR0
00301 #define UDR0_1_REG UDR0
00302 #define UDR0_2_REG UDR0
00303 #define UDR0_3_REG UDR0
00304 #define UDR0_4_REG UDR0
00305 #define UDR0_5_REG UDR0
00306 #define UDR0_6_REG UDR0
00307 #define UDR0_7_REG UDR0
00308
00309
00310 #define ISC00_REG EICRA
00311 #define ISC01_REG EICRA
00312 #define ISC10_REG EICRA
00313 #define ISC11_REG EICRA
00314 #define ISC20_REG EICRA
00315 #define ISC21_REG EICRA
00316
00317
00318 #define ADC0D_REG DIDR0
00319 #define ADC1D_REG DIDR0
00320 #define ADC2D_REG DIDR0
00321 #define ADC3D_REG DIDR0
00322 #define ADC4D_REG DIDR0
00323 #define ADC5D_REG DIDR0
00324 #define ADC6D_REG DIDR0
00325 #define ADC7D_REG DIDR0
00326
00327
00328 #define AIN0D_REG DIDR1
00329 #define AIN1D_REG DIDR1
00330
00331
00332 #define TCR2BUB_REG ASSR
00333 #define TCR2AUB_REG ASSR
00334 #define OCR2BUB_REG ASSR
00335 #define OCR2AUB_REG ASSR
00336 #define TCN2UB_REG ASSR
00337 #define AS2_REG ASSR
00338 #define EXCLK_REG ASSR
00339
00340
00341 #define CLKPS0_REG CLKPR
00342 #define CLKPS1_REG CLKPR
00343 #define CLKPS2_REG CLKPR
00344 #define CLKPS3_REG CLKPR
00345 #define CLKPCE_REG CLKPR
00346
00347
00348 #define C_REG SREG
00349 #define Z_REG SREG
00350 #define N_REG SREG
00351 #define V_REG SREG
00352 #define S_REG SREG
00353 #define H_REG SREG
00354 #define T_REG SREG
00355 #define I_REG SREG
00356
00357
00358 #define UBRR_0_REG UBRR1L
00359 #define UBRR_1_REG UBRR1L
00360 #define UBRR_2_REG UBRR1L
00361 #define UBRR_3_REG UBRR1L
00362 #define UBRR_4_REG UBRR1L
00363 #define UBRR_5_REG UBRR1L
00364 #define UBRR_6_REG UBRR1L
00365 #define UBRR_7_REG UBRR1L
00366
00367
00368 #define DDC0_REG DDRC
00369 #define DDC1_REG DDRC
00370 #define DDC2_REG DDRC
00371 #define DDC3_REG DDRC
00372 #define DDC4_REG DDRC
00373 #define DDC5_REG DDRC
00374 #define DDC6_REG DDRC
00375 #define DDC7_REG DDRC
00376
00377
00378 #define DDA0_REG DDRA
00379 #define DDA1_REG DDRA
00380 #define DDA2_REG DDRA
00381 #define DDA3_REG DDRA
00382 #define DDA4_REG DDRA
00383 #define DDA5_REG DDRA
00384 #define DDA6_REG DDRA
00385 #define DDA7_REG DDRA
00386
00387
00388 #define UBRR_8_REG UBRR1H
00389 #define UBRR_9_REG UBRR1H
00390 #define UBRR_10_REG UBRR1H
00391 #define UBRR_11_REG UBRR1H
00392
00393
00394 #define FOC1B_REG TCCR1C
00395 #define FOC1A_REG TCCR1C
00396
00397
00398 #define CS10_REG TCCR1B
00399 #define CS11_REG TCCR1B
00400 #define CS12_REG TCCR1B
00401 #define WGM12_REG TCCR1B
00402 #define WGM13_REG TCCR1B
00403 #define ICES1_REG TCCR1B
00404 #define ICNC1_REG TCCR1B
00405
00406
00407 #define CAL0_REG OSCCAL
00408 #define CAL1_REG OSCCAL
00409 #define CAL2_REG OSCCAL
00410 #define CAL3_REG OSCCAL
00411 #define CAL4_REG OSCCAL
00412 #define CAL5_REG OSCCAL
00413 #define CAL6_REG OSCCAL
00414 #define CAL7_REG OSCCAL
00415
00416
00417 #define GPIOR10_REG GPIOR1
00418 #define GPIOR11_REG GPIOR1
00419 #define GPIOR12_REG GPIOR1
00420 #define GPIOR13_REG GPIOR1
00421 #define GPIOR14_REG GPIOR1
00422 #define GPIOR15_REG GPIOR1
00423 #define GPIOR16_REG GPIOR1
00424 #define GPIOR17_REG GPIOR1
00425
00426
00427 #define GPIOR00_REG GPIOR0
00428 #define GPIOR01_REG GPIOR0
00429 #define GPIOR02_REG GPIOR0
00430 #define GPIOR03_REG GPIOR0
00431 #define GPIOR04_REG GPIOR0
00432 #define GPIOR05_REG GPIOR0
00433 #define GPIOR06_REG GPIOR0
00434 #define GPIOR07_REG GPIOR0
00435
00436
00437 #define GPIOR20_REG GPIOR2
00438 #define GPIOR21_REG GPIOR2
00439 #define GPIOR22_REG GPIOR2
00440 #define GPIOR23_REG GPIOR2
00441 #define GPIOR24_REG GPIOR2
00442 #define GPIOR25_REG GPIOR2
00443 #define GPIOR26_REG GPIOR2
00444 #define GPIOR27_REG GPIOR2
00445
00446
00447 #define PCIE0_REG PCICR
00448 #define PCIE1_REG PCICR
00449 #define PCIE2_REG PCICR
00450 #define PCIE3_REG PCICR
00451
00452
00453 #define TCNT2_0_REG TCNT2
00454 #define TCNT2_1_REG TCNT2
00455 #define TCNT2_2_REG TCNT2
00456 #define TCNT2_3_REG TCNT2
00457 #define TCNT2_4_REG TCNT2
00458 #define TCNT2_5_REG TCNT2
00459 #define TCNT2_6_REG TCNT2
00460 #define TCNT2_7_REG TCNT2
00461
00462
00463 #define TCNT0_0_REG TCNT0
00464 #define TCNT0_1_REG TCNT0
00465 #define TCNT0_2_REG TCNT0
00466 #define TCNT0_3_REG TCNT0
00467 #define TCNT0_4_REG TCNT0
00468 #define TCNT0_5_REG TCNT0
00469 #define TCNT0_6_REG TCNT0
00470 #define TCNT0_7_REG TCNT0
00471
00472
00473 #define TWGCE_REG TWAR
00474 #define TWA0_REG TWAR
00475 #define TWA1_REG TWAR
00476 #define TWA2_REG TWAR
00477 #define TWA3_REG TWAR
00478 #define TWA4_REG TWAR
00479 #define TWA5_REG TWAR
00480 #define TWA6_REG TWAR
00481
00482
00483 #define CS00_REG TCCR0B
00484 #define CS01_REG TCCR0B
00485 #define CS02_REG TCCR0B
00486 #define WGM02_REG TCCR0B
00487 #define FOC0B_REG TCCR0B
00488 #define FOC0A_REG TCCR0B
00489
00490
00491 #define WGM00_REG TCCR0A
00492 #define WGM01_REG TCCR0A
00493 #define COM0B0_REG TCCR0A
00494 #define COM0B1_REG TCCR0A
00495 #define COM0A0_REG TCCR0A
00496 #define COM0A1_REG TCCR0A
00497
00498
00499 #define TOV2_REG TIFR2
00500 #define OCF2A_REG TIFR2
00501 #define OCF2B_REG TIFR2
00502
00503
00504 #define SPR0_REG SPCR
00505 #define SPR1_REG SPCR
00506 #define CPHA_REG SPCR
00507 #define CPOL_REG SPCR
00508 #define MSTR_REG SPCR
00509 #define DORD_REG SPCR
00510 #define SPE_REG SPCR
00511 #define SPIE_REG SPCR
00512
00513
00514 #define TOV1_REG TIFR1
00515 #define OCF1A_REG TIFR1
00516 #define OCF1B_REG TIFR1
00517 #define ICF1_REG TIFR1
00518
00519
00520 #define PSRSYNC_REG GTCCR
00521 #define TSM_REG GTCCR
00522 #define PSRASY_REG GTCCR
00523
00524
00525 #define TWBR0_REG TWBR
00526 #define TWBR1_REG TWBR
00527 #define TWBR2_REG TWBR
00528 #define TWBR3_REG TWBR
00529 #define TWBR4_REG TWBR
00530 #define TWBR5_REG TWBR
00531 #define TWBR6_REG TWBR
00532 #define TWBR7_REG TWBR
00533
00534
00535 #define ICR1H0_REG ICR1H
00536 #define ICR1H1_REG ICR1H
00537 #define ICR1H2_REG ICR1H
00538 #define ICR1H3_REG ICR1H
00539 #define ICR1H4_REG ICR1H
00540 #define ICR1H5_REG ICR1H
00541 #define ICR1H6_REG ICR1H
00542 #define ICR1H7_REG ICR1H
00543
00544
00545
00546
00547
00548
00549
00550
00551
00552
00553
00554
00555 #define PCIF0_REG PCIFR
00556 #define PCIF1_REG PCIFR
00557 #define PCIF2_REG PCIFR
00558 #define PCIF3_REG PCIFR
00559
00560
00561 #define SP0_REG SPL
00562 #define SP1_REG SPL
00563 #define SP2_REG SPL
00564 #define SP3_REG SPL
00565 #define SP4_REG SPL
00566 #define SP5_REG SPL
00567 #define SP6_REG SPL
00568 #define SP7_REG SPL
00569
00570
00571
00572
00573
00574
00575
00576
00577
00578
00579
00580
00581 #define EERE_REG EECR
00582 #define EEPE_REG EECR
00583 #define EEMPE_REG EECR
00584 #define EERIE_REG EECR
00585 #define EEPM0_REG EECR
00586 #define EEPM1_REG EECR
00587
00588
00589 #define SE_REG SMCR
00590 #define SM0_REG SMCR
00591 #define SM1_REG SMCR
00592 #define SM2_REG SMCR
00593
00594
00595 #define TWIE_REG TWCR
00596 #define TWEN_REG TWCR
00597 #define TWWC_REG TWCR
00598 #define TWSTO_REG TWCR
00599 #define TWSTA_REG TWCR
00600 #define TWEA_REG TWCR
00601 #define TWINT_REG TWCR
00602
00603
00604 #define WGM20_REG TCCR2A
00605 #define WGM21_REG TCCR2A
00606 #define COM2B0_REG TCCR2A
00607 #define COM2B1_REG TCCR2A
00608 #define COM2A0_REG TCCR2A
00609 #define COM2A1_REG TCCR2A
00610
00611
00612 #define CS20_REG TCCR2B
00613 #define CS21_REG TCCR2B
00614 #define CS22_REG TCCR2B
00615 #define WGM22_REG TCCR2B
00616 #define FOC2B_REG TCCR2B
00617 #define FOC2A_REG TCCR2B
00618
00619
00620 #define UBRR8_REG UBRR0H
00621 #define UBRR9_REG UBRR0H
00622 #define UBRR10_REG UBRR0H
00623 #define UBRR11_REG UBRR0H
00624
00625
00626 #define UBRR0_REG UBRR0L
00627 #define UBRR1_REG UBRR0L
00628 #define UBRR2_REG UBRR0L
00629 #define UBRR3_REG UBRR0L
00630 #define UBRR4_REG UBRR0L
00631 #define UBRR5_REG UBRR0L
00632 #define UBRR6_REG UBRR0L
00633 #define UBRR7_REG UBRR0L
00634
00635
00636 #define EEAR8_REG EEARH
00637 #define EEAR9_REG EEARH
00638 #define EEAR10_REG EEARH
00639 #define EEAR11_REG EEARH
00640
00641
00642 #define EEAR0_REG EEARL
00643 #define EEAR1_REG EEARL
00644 #define EEAR2_REG EEARL
00645 #define EEAR3_REG EEARL
00646 #define EEAR4_REG EEARL
00647 #define EEAR5_REG EEARL
00648 #define EEAR6_REG EEARL
00649 #define EEAR7_REG EEARL
00650
00651
00652 #define JTD_REG MCUCR
00653 #define IVCE_REG MCUCR
00654 #define IVSEL_REG MCUCR
00655 #define PUD_REG MCUCR
00656 #define BODSE_REG MCUCR
00657 #define BODS_REG MCUCR
00658
00659
00660 #define JTRF_REG MCUSR
00661 #define PORF_REG MCUSR
00662 #define EXTRF_REG MCUSR
00663 #define BORF_REG MCUSR
00664 #define WDRF_REG MCUSR
00665
00666
00667 #define OCDR0_REG OCDR
00668 #define OCDR1_REG OCDR
00669 #define OCDR2_REG OCDR
00670 #define OCDR3_REG OCDR
00671 #define OCDR4_REG OCDR
00672 #define OCDR5_REG OCDR
00673 #define OCDR6_REG OCDR
00674 #define OCDR7_REG OCDR
00675
00676
00677 #define PINA0_REG PINA
00678 #define PINA1_REG PINA
00679 #define PINA2_REG PINA
00680 #define PINA3_REG PINA
00681 #define PINA4_REG PINA
00682 #define PINA5_REG PINA
00683 #define PINA6_REG PINA
00684 #define PINA7_REG PINA
00685
00686
00687 #define TXB81_REG UCSR1B
00688 #define RXB81_REG UCSR1B
00689 #define UCSZ12_REG UCSR1B
00690 #define TXEN1_REG UCSR1B
00691 #define RXEN1_REG UCSR1B
00692 #define UDRIE1_REG UCSR1B
00693 #define TXCIE1_REG UCSR1B
00694 #define RXCIE1_REG UCSR1B
00695
00696
00697 #define UCPOL1_REG UCSR1C
00698 #define UCSZ10_REG UCSR1C
00699 #define UCSZ11_REG UCSR1C
00700 #define USBS1_REG UCSR1C
00701 #define UPM10_REG UCSR1C
00702 #define UPM11_REG UCSR1C
00703 #define UMSEL10_REG UCSR1C
00704 #define UMSEL11_REG UCSR1C
00705
00706
00707 #define MPCM1_REG UCSR1A
00708 #define U2X1_REG UCSR1A
00709 #define UPE1_REG UCSR1A
00710 #define DOR1_REG UCSR1A
00711 #define FE1_REG UCSR1A
00712 #define UDRE1_REG UCSR1A
00713 #define TXC1_REG UCSR1A
00714 #define RXC1_REG UCSR1A
00715
00716
00717 #define DDB0_REG DDRB
00718 #define DDB1_REG DDRB
00719 #define DDB2_REG DDRB
00720 #define DDB3_REG DDRB
00721 #define DDB4_REG DDRB
00722 #define DDB5_REG DDRB
00723 #define DDB6_REG DDRB
00724 #define DDB7_REG DDRB
00725
00726
00727 #define TWD0_REG TWDR
00728 #define TWD1_REG TWDR
00729 #define TWD2_REG TWDR
00730 #define TWD3_REG TWDR
00731 #define TWD4_REG TWDR
00732 #define TWD5_REG TWDR
00733 #define TWD6_REG TWDR
00734 #define TWD7_REG TWDR
00735
00736
00737 #define TWAM0_REG TWAMR
00738 #define TWAM1_REG TWAMR
00739 #define TWAM2_REG TWAMR
00740 #define TWAM3_REG TWAMR
00741 #define TWAM4_REG TWAMR
00742 #define TWAM5_REG TWAMR
00743 #define TWAM6_REG TWAMR
00744
00745
00746 #define ADPS0_REG ADCSRA
00747 #define ADPS1_REG ADCSRA
00748 #define ADPS2_REG ADCSRA
00749 #define ADIE_REG ADCSRA
00750 #define ADIF_REG ADCSRA
00751 #define ADATE_REG ADCSRA
00752 #define ADSC_REG ADCSRA
00753 #define ADEN_REG ADCSRA
00754
00755
00756 #define ACME_REG ADCSRB
00757 #define ADTS0_REG ADCSRB
00758 #define ADTS1_REG ADCSRB
00759 #define ADTS2_REG ADCSRB
00760
00761
00762 #define PRADC_REG PRR0
00763 #define PRUSART0_REG PRR0
00764 #define PRSPI_REG PRR0
00765 #define PRTIM1_REG PRR0
00766 #define PRUSART1_REG PRR0
00767 #define PRTIM0_REG PRR0
00768 #define PRTIM2_REG PRR0
00769 #define PRTWI_REG PRR0
00770
00771
00772 #define WGM10_REG TCCR1A
00773 #define WGM11_REG TCCR1A
00774 #define COM1B0_REG TCCR1A
00775 #define COM1B1_REG TCCR1A
00776 #define COM1A0_REG TCCR1A
00777 #define COM1A1_REG TCCR1A
00778
00779
00780 #define OCROA_0_REG OCR0A
00781 #define OCROA_1_REG OCR0A
00782 #define OCROA_2_REG OCR0A
00783 #define OCROA_3_REG OCR0A
00784 #define OCROA_4_REG OCR0A
00785 #define OCROA_5_REG OCR0A
00786 #define OCROA_6_REG OCR0A
00787 #define OCROA_7_REG OCR0A
00788
00789
00790 #define OCR0B_0_REG OCR0B
00791 #define OCR0B_1_REG OCR0B
00792 #define OCR0B_2_REG OCR0B
00793 #define OCR0B_3_REG OCR0B
00794 #define OCR0B_4_REG OCR0B
00795 #define OCR0B_5_REG OCR0B
00796 #define OCR0B_6_REG OCR0B
00797 #define OCR0B_7_REG OCR0B
00798
00799
00800 #define TCNT1L0_REG TCNT1L
00801 #define TCNT1L1_REG TCNT1L
00802 #define TCNT1L2_REG TCNT1L
00803 #define TCNT1L3_REG TCNT1L
00804 #define TCNT1L4_REG TCNT1L
00805 #define TCNT1L5_REG TCNT1L
00806 #define TCNT1L6_REG TCNT1L
00807 #define TCNT1L7_REG TCNT1L
00808
00809
00810 #define DDD0_REG DDRD
00811 #define DDD1_REG DDRD
00812 #define DDD2_REG DDRD
00813 #define DDD3_REG DDRD
00814 #define DDD4_REG DDRD
00815 #define DDD5_REG DDRD
00816 #define DDD6_REG DDRD
00817 #define DDD7_REG DDRD
00818
00819
00820 #define PORTD0_REG PORTD
00821 #define PORTD1_REG PORTD
00822 #define PORTD2_REG PORTD
00823 #define PORTD3_REG PORTD
00824 #define PORTD4_REG PORTD
00825 #define PORTD5_REG PORTD
00826 #define PORTD6_REG PORTD
00827 #define PORTD7_REG PORTD
00828
00829
00830 #define SPMEN_REG SPMCSR
00831 #define PGERS_REG SPMCSR
00832 #define PGWRT_REG SPMCSR
00833 #define BLBSET_REG SPMCSR
00834 #define RWWSRE_REG SPMCSR
00835 #define SIGRD_REG SPMCSR
00836 #define RWWSB_REG SPMCSR
00837 #define SPMIE_REG SPMCSR
00838
00839
00840 #define PORTB0_REG PORTB
00841 #define PORTB1_REG PORTB
00842 #define PORTB2_REG PORTB
00843 #define PORTB3_REG PORTB
00844 #define PORTB4_REG PORTB
00845 #define PORTB5_REG PORTB
00846 #define PORTB6_REG PORTB
00847 #define PORTB7_REG PORTB
00848
00849
00850 #define ADCL0_REG ADCL
00851 #define ADCL1_REG ADCL
00852 #define ADCL2_REG ADCL
00853 #define ADCL3_REG ADCL
00854 #define ADCL4_REG ADCL
00855 #define ADCL5_REG ADCL
00856 #define ADCL6_REG ADCL
00857 #define ADCL7_REG ADCL
00858
00859
00860 #define ADCH0_REG ADCH
00861 #define ADCH1_REG ADCH
00862 #define ADCH2_REG ADCH
00863 #define ADCH3_REG ADCH
00864 #define ADCH4_REG ADCH
00865 #define ADCH5_REG ADCH
00866 #define ADCH6_REG ADCH
00867 #define ADCH7_REG ADCH
00868
00869
00870 #define TOIE2_REG TIMSK2
00871 #define OCIE2A_REG TIMSK2
00872 #define OCIE2B_REG TIMSK2
00873
00874
00875 #define INT0_REG EIMSK
00876 #define INT1_REG EIMSK
00877 #define INT2_REG EIMSK
00878
00879
00880 #define TOIE0_REG TIMSK0
00881 #define OCIE0A_REG TIMSK0
00882 #define OCIE0B_REG TIMSK0
00883
00884
00885 #define TOIE1_REG TIMSK1
00886 #define OCIE1A_REG TIMSK1
00887 #define OCIE1B_REG TIMSK1
00888 #define ICIE1_REG TIMSK1
00889
00890
00891 #define PCINT0_REG PCMSK0
00892 #define PCINT1_REG PCMSK0
00893 #define PCINT2_REG PCMSK0
00894 #define PCINT3_REG PCMSK0
00895 #define PCINT4_REG PCMSK0
00896 #define PCINT5_REG PCMSK0
00897 #define PCINT6_REG PCMSK0
00898 #define PCINT7_REG PCMSK0
00899
00900
00901 #define PCINT8_REG PCMSK1
00902 #define PCINT9_REG PCMSK1
00903 #define PCINT10_REG PCMSK1
00904 #define PCINT11_REG PCMSK1
00905 #define PCINT12_REG PCMSK1
00906 #define PCINT13_REG PCMSK1
00907 #define PCINT14_REG PCMSK1
00908 #define PCINT15_REG PCMSK1
00909
00910
00911 #define PCINT16_REG PCMSK2
00912 #define PCINT17_REG PCMSK2
00913 #define PCINT18_REG PCMSK2
00914 #define PCINT19_REG PCMSK2
00915 #define PCINT20_REG PCMSK2
00916 #define PCINT21_REG PCMSK2
00917 #define PCINT22_REG PCMSK2
00918 #define PCINT23_REG PCMSK2
00919
00920
00921 #define PCINT24_REG PCMSK3
00922 #define PCINT25_REG PCMSK3
00923 #define PCINT26_REG PCMSK3
00924 #define PCINT27_REG PCMSK3
00925 #define PCINT28_REG PCMSK3
00926 #define PCINT29_REG PCMSK3
00927 #define PCINT30_REG PCMSK3
00928 #define PCINT31_REG PCMSK3
00929
00930
00931 #define PINC0_REG PINC
00932 #define PINC1_REG PINC
00933 #define PINC2_REG PINC
00934 #define PINC3_REG PINC
00935 #define PINC4_REG PINC
00936 #define PINC5_REG PINC
00937 #define PINC6_REG PINC
00938 #define PINC7_REG PINC
00939
00940
00941 #define PINB0_REG PINB
00942 #define PINB1_REG PINB
00943 #define PINB2_REG PINB
00944 #define PINB3_REG PINB
00945 #define PINB4_REG PINB
00946 #define PINB5_REG PINB
00947 #define PINB6_REG PINB
00948 #define PINB7_REG PINB
00949
00950
00951 #define INTF0_REG EIFR
00952 #define INTF1_REG EIFR
00953 #define INTF2_REG EIFR
00954
00955
00956 #define PIND0_REG PIND
00957 #define PIND1_REG PIND
00958 #define PIND2_REG PIND
00959 #define PIND3_REG PIND
00960 #define PIND4_REG PIND
00961 #define PIND5_REG PIND
00962 #define PIND6_REG PIND
00963 #define PIND7_REG PIND
00964
00965
00966
00967
00968
00969
00970
00971
00972
00973
00974
00975
00976
00977
00978
00979
00980
00981
00982
00983
00984
00985
00986 #define TOV0_REG TIFR0
00987 #define OCF0A_REG TIFR0
00988 #define OCF0B_REG TIFR0
00989
00990
00991 #define ADC0_PORT PORTA
00992 #define ADC0_BIT 0
00993 #define PCINT0_PORT PORTA
00994 #define PCINT0_BIT 0
00995
00996 #define ADC1_PORT PORTA
00997 #define ADC1_BIT 1
00998 #define PCINT1_PORT PORTA
00999 #define PCINT1_BIT 1
01000
01001 #define ADC2_PORT PORTA
01002 #define ADC2_BIT 2
01003 #define PCINT2_PORT PORTA
01004 #define PCINT2_BIT 2
01005
01006 #define ADC3_PORT PORTA
01007 #define ADC3_BIT 3
01008 #define PCINT3_PORT PORTA
01009 #define PCINT3_BIT 3
01010
01011 #define ADC4_PORT PORTA
01012 #define ADC4_BIT 4
01013 #define PCINT4_PORT PORTA
01014 #define PCINT4_BIT 4
01015
01016 #define ADC5_PORT PORTA
01017 #define ADC5_BIT 5
01018 #define PCINT5_PORT PORTA
01019 #define PCINT5_BIT 5
01020
01021 #define ADC6_PORT PORTA
01022 #define ADC6_BIT 6
01023 #define PCINT6_PORT PORTA
01024 #define PCINT6_BIT 6
01025
01026 #define ADC7_PORT PORTA
01027 #define ADC7_BIT 7
01028 #define PCINT7_PORT PORTA
01029 #define PCINT7_BIT 7
01030
01031 #define XCK_PORT PORTB
01032 #define XCK_BIT 0
01033 #define T0_PORT PORTB
01034 #define T0_BIT 0
01035 #define PCINT9_PORT PORTB
01036 #define PCINT9_BIT 0
01037
01038 #define T1_PORT PORTB
01039 #define T1_BIT 1
01040 #define CLKO_PORT PORTB
01041 #define CLKO_BIT 1
01042 #define PCINT9_PORT PORTB
01043 #define PCINT9_BIT 1
01044
01045 #define AIN0_PORT PORTB
01046 #define AIN0_BIT 2
01047 #define INT2_PORT PORTB
01048 #define INT2_BIT 2
01049 #define PCINT10_PORT PORTB
01050 #define PCINT10_BIT 2
01051
01052 #define AIN1_PORT PORTB
01053 #define AIN1_BIT 3
01054 #define OC0A_PORT PORTB
01055 #define OC0A_BIT 3
01056 #define PCINT11_PORT PORTB
01057 #define PCINT11_BIT 3
01058
01059 #define SS_PORT PORTB
01060 #define SS_BIT 4
01061 #define OC0B_PORT PORTB
01062 #define OC0B_BIT 4
01063 #define PCINT12_PORT PORTB
01064 #define PCINT12_BIT 4
01065
01066 #define MOSI_PORT PORTB
01067 #define MOSI_BIT 5
01068 #define PCINT13_PORT PORTB
01069 #define PCINT13_BIT 5
01070
01071 #define MISO_PORT PORTB
01072 #define MISO_BIT 6
01073 #define PCINT14_PORT PORTB
01074 #define PCINT14_BIT 6
01075
01076 #define SCK_PORT PORTB
01077 #define SCK_BIT 7
01078 #define PCINT15_PORT PORTB
01079 #define PCINT15_BIT 7
01080
01081 #define SCL_PORT PORTC
01082 #define SCL_BIT 0
01083 #define PCINT16_PORT PORTC
01084 #define PCINT16_BIT 0
01085
01086 #define SDA_PORT PORTC
01087 #define SDA_BIT 1
01088 #define PCINT17_PORT PORTC
01089 #define PCINT17_BIT 1
01090
01091 #define TCK_PORT PORTC
01092 #define TCK_BIT 2
01093 #define PCINT18_PORT PORTC
01094 #define PCINT18_BIT 2
01095
01096 #define TMS_PORT PORTC
01097 #define TMS_BIT 3
01098 #define PCINT19_PORT PORTC
01099 #define PCINT19_BIT 3
01100
01101 #define TDO_PORT PORTC
01102 #define TDO_BIT 4
01103 #define PCINT20_PORT PORTC
01104 #define PCINT20_BIT 4
01105
01106 #define TDI_PORT PORTC
01107 #define TDI_BIT 5
01108 #define PCINT21_PORT PORTC
01109 #define PCINT21_BIT 5
01110
01111 #define TOSC1_PORT PORTC
01112 #define TOSC1_BIT 6
01113 #define PCINT22_PORT PORTC
01114 #define PCINT22_BIT 6
01115
01116 #define TOSC2_PORT PORTC
01117 #define TOSC2_BIT 7
01118 #define PCINT23_PORT PORTC
01119 #define PCINT23_BIT 7
01120
01121 #define RXD_PORT PORTD
01122 #define RXD_BIT 0
01123 #define PCINT24_PORT PORTD
01124 #define PCINT24_BIT 0
01125
01126 #define TXD_PORT PORTD
01127 #define TXD_BIT 1
01128 #define PCINT25_PORT PORTD
01129 #define PCINT25_BIT 1
01130
01131 #define INT0_PORT PORTD
01132 #define INT0_BIT 2
01133 #define RDX1_PORT PORTD
01134 #define RDX1_BIT 2
01135 #define PCINT26_PORT PORTD
01136 #define PCINT26_BIT 2
01137
01138 #define INT1_PORT PORTD
01139 #define INT1_BIT 3
01140 #define TXD1_PORT PORTD
01141 #define TXD1_BIT 3
01142 #define PCINT27_PORT PORTD
01143 #define PCINT27_BIT 3
01144
01145 #define OC1B_PORT PORTD
01146 #define OC1B_BIT 4
01147 #define XCK1_PORT PORTD
01148 #define XCK1_BIT 4
01149 #define PCINT28_PORT PORTD
01150 #define PCINT28_BIT 4
01151
01152 #define OC1A_PORT PORTD
01153 #define OC1A_BIT 5
01154 #define PCINT29_PORT PORTD
01155 #define PCINT29_BIT 5
01156
01157 #define ICP_PORT PORTD
01158 #define ICP_BIT 6
01159 #define OC2B_PORT PORTD
01160 #define OC2B_BIT 6
01161 #define PCINT30_PORT PORTD
01162 #define PCINT30_BIT 6
01163
01164 #define OC2A_PORT PORTD
01165 #define OC2A_BIT 7
01166 #define PCINT31_PORT PORTD
01167 #define PCINT31_BIT 7
01168
01169