00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028 #define TIMER0_PRESCALER_DIV_0 0
00029 #define TIMER0_PRESCALER_DIV_1 1
00030 #define TIMER0_PRESCALER_DIV_8 2
00031 #define TIMER0_PRESCALER_DIV_64 3
00032 #define TIMER0_PRESCALER_DIV_256 4
00033 #define TIMER0_PRESCALER_DIV_1024 5
00034 #define TIMER0_PRESCALER_DIV_FALL 6
00035 #define TIMER0_PRESCALER_DIV_RISE 7
00036
00037 #define TIMER0_PRESCALER_REG_0 0
00038 #define TIMER0_PRESCALER_REG_1 1
00039 #define TIMER0_PRESCALER_REG_2 8
00040 #define TIMER0_PRESCALER_REG_3 64
00041 #define TIMER0_PRESCALER_REG_4 256
00042 #define TIMER0_PRESCALER_REG_5 1024
00043 #define TIMER0_PRESCALER_REG_6 -1
00044 #define TIMER0_PRESCALER_REG_7 -2
00045
00046
00047 #define TIMER1_PRESCALER_DIV_0 0
00048 #define TIMER1_PRESCALER_DIV_1 1
00049 #define TIMER1_PRESCALER_DIV_8 2
00050 #define TIMER1_PRESCALER_DIV_64 3
00051 #define TIMER1_PRESCALER_DIV_256 4
00052 #define TIMER1_PRESCALER_DIV_1024 5
00053 #define TIMER1_PRESCALER_DIV_FALL 6
00054 #define TIMER1_PRESCALER_DIV_RISE 7
00055
00056 #define TIMER1_PRESCALER_REG_0 0
00057 #define TIMER1_PRESCALER_REG_1 1
00058 #define TIMER1_PRESCALER_REG_2 8
00059 #define TIMER1_PRESCALER_REG_3 64
00060 #define TIMER1_PRESCALER_REG_4 256
00061 #define TIMER1_PRESCALER_REG_5 1024
00062 #define TIMER1_PRESCALER_REG_6 -1
00063 #define TIMER1_PRESCALER_REG_7 -2
00064
00065
00066
00067 #define TIMER0_AVAILABLE
00068 #define TIMER0A_AVAILABLE
00069 #define TIMER0B_AVAILABLE
00070 #define TIMER1_AVAILABLE
00071 #define TIMER1A_AVAILABLE
00072 #define TIMER1B_AVAILABLE
00073
00074
00075 #define SIG_OVERFLOW0_NUM 0
00076 #define SIG_OVERFLOW1_NUM 1
00077 #define SIG_OVERFLOW_TOTAL_NUM 2
00078
00079
00080 #define SIG_OUTPUT_COMPARE0A_NUM 0
00081 #define SIG_OUTPUT_COMPARE0B_NUM 1
00082 #define SIG_OUTPUT_COMPARE1A_NUM 2
00083 #define SIG_OUTPUT_COMPARE1B_NUM 3
00084 #define SIG_OUTPUT_COMPARE_TOTAL_NUM 4
00085
00086
00087 #define PWM0A_NUM 0
00088 #define PWM0B_NUM 1
00089 #define PWM1A_NUM 2
00090 #define PWM1B_NUM 3
00091 #define PWM_TOTAL_NUM 4
00092
00093
00094 #define SIG_INPUT_CAPTURE1_NUM 0
00095 #define SIG_INPUT_CAPTURE_TOTAL_NUM 1
00096
00097
00098
00099 #define PORTB0_REG PORTB
00100 #define PORTB1_REG PORTB
00101 #define PORTB2_REG PORTB
00102 #define PORTB3_REG PORTB
00103 #define PORTB4_REG PORTB
00104 #define PORTB5_REG PORTB
00105 #define PORTB6_REG PORTB
00106 #define PORTB7_REG PORTB
00107
00108
00109 #define LBT0_REG LINBTR
00110 #define LBT1_REG LINBTR
00111 #define LBT2_REG LINBTR
00112 #define LBT3_REG LINBTR
00113 #define LBT4_REG LINBTR
00114 #define LBT5_REG LINBTR
00115 #define LDISR_REG LINBTR
00116
00117
00118 #define POCR1RA_0_REG POCR1RAL
00119 #define POCR1RA_1_REG POCR1RAL
00120 #define POCR1RA_2_REG POCR1RAL
00121 #define POCR1RA_3_REG POCR1RAL
00122 #define POCR1RA_4_REG POCR1RAL
00123 #define POCR1RA_5_REG POCR1RAL
00124 #define POCR1RA_6_REG POCR1RAL
00125 #define POCR1RA_7_REG POCR1RAL
00126
00127
00128 #define LID0_REG LINIDR
00129 #define LID1_REG LINIDR
00130 #define LID2_REG LINIDR
00131 #define LID3_REG LINIDR
00132 #define LID4_REG LINIDR
00133 #define LID5_REG LINIDR
00134 #define LP0_REG LINIDR
00135 #define LP1_REG LINIDR
00136
00137
00138 #define POCR1RA_8_REG POCR1RAH
00139 #define POCR1RA_9_REG POCR1RAH
00140 #define POCR1RA_00_REG POCR1RAH
00141 #define POCR1RA_01_REG POCR1RAH
00142
00143
00144 #define WDP0_REG WDTCSR
00145 #define WDP1_REG WDTCSR
00146 #define WDP2_REG WDTCSR
00147 #define WDE_REG WDTCSR
00148 #define WDCE_REG WDTCSR
00149 #define WDP3_REG WDTCSR
00150 #define WDIE_REG WDTCSR
00151 #define WDIF_REG WDTCSR
00152
00153
00154 #define EEDR0_REG EEDR
00155 #define EEDR1_REG EEDR
00156 #define EEDR2_REG EEDR
00157 #define EEDR3_REG EEDR
00158 #define EEDR4_REG EEDR
00159 #define EEDR5_REG EEDR
00160 #define EEDR6_REG EEDR
00161 #define EEDR7_REG EEDR
00162
00163
00164
00165
00166
00167
00168
00169
00170
00171
00172
00173
00174 #define LINDX0_REG LINSEL
00175 #define LINDX1_REG LINSEL
00176 #define LINDX2_REG LINSEL
00177 #define LAINC_REG LINSEL
00178
00179
00180 #define LCMD0_REG LINCR
00181 #define LCMD1_REG LINCR
00182 #define LCMD2_REG LINCR
00183 #define LENA_REG LINCR
00184 #define LCONF0_REG LINCR
00185 #define LCONF1_REG LINCR
00186 #define LIN13_REG LINCR
00187 #define LSWRES_REG LINCR
00188
00189
00190 #define PEOPE_REG PIM
00191 #define PEVE0_REG PIM
00192 #define PEVE1_REG PIM
00193 #define PEVE2_REG PIM
00194
00195
00196 #define POCR2SB_0_REG POCR2SBL
00197 #define POCR2SB_1_REG POCR2SBL
00198 #define POCR2SB_2_REG POCR2SBL
00199 #define POCR2SB_3_REG POCR2SBL
00200 #define POCR2SB_4_REG POCR2SBL
00201 #define POCR2SB_5_REG POCR2SBL
00202 #define POCR2SB_6_REG POCR2SBL
00203 #define POCR2SB_7_REG POCR2SBL
00204
00205
00206 #define SPI2X_REG SPSR
00207 #define WCOL_REG SPSR
00208 #define SPIF_REG SPSR
00209
00210
00211 #define POCR2SB_8_REG POCR2SBH
00212 #define POCR2SB_9_REG POCR2SBH
00213 #define POCR2SB_00_REG POCR2SBH
00214 #define POCR2SB_01_REG POCR2SBH
00215
00216
00217 #define ICR1H0_REG ICR1H
00218 #define ICR1H1_REG ICR1H
00219 #define ICR1H2_REG ICR1H
00220 #define ICR1H3_REG ICR1H
00221 #define ICR1H4_REG ICR1H
00222 #define ICR1H5_REG ICR1H
00223 #define ICR1H6_REG ICR1H
00224 #define ICR1H7_REG ICR1H
00225
00226
00227 #define ICR1L0_REG ICR1L
00228 #define ICR1L1_REG ICR1L
00229 #define ICR1L2_REG ICR1L
00230 #define ICR1L3_REG ICR1L
00231 #define ICR1L4_REG ICR1L
00232 #define ICR1L5_REG ICR1L
00233 #define ICR1L6_REG ICR1L
00234 #define ICR1L7_REG ICR1L
00235
00236
00237 #define AC1M0_REG AC1CON
00238 #define AC1M1_REG AC1CON
00239 #define AC1M2_REG AC1CON
00240 #define AC1ICE_REG AC1CON
00241 #define AC1IS0_REG AC1CON
00242 #define AC1IS1_REG AC1CON
00243 #define AC1IE_REG AC1CON
00244 #define AC1EN_REG AC1CON
00245
00246
00247 #define PRADC_REG PRR
00248 #define PRLIN_REG PRR
00249 #define PRSPI_REG PRR
00250 #define PRTIM0_REG PRR
00251 #define PRTIM1_REG PRR
00252 #define PRPSC_REG PRR
00253 #define PRCAN_REG PRR
00254
00255
00256 #define MUX0_REG ADMUX
00257 #define MUX1_REG ADMUX
00258 #define MUX2_REG ADMUX
00259 #define MUX3_REG ADMUX
00260 #define MUX4_REG ADMUX
00261 #define ADLAR_REG ADMUX
00262 #define REFS0_REG ADMUX
00263 #define REFS1_REG ADMUX
00264
00265
00266 #define LDIV0_REG LINBRRL
00267 #define LDIV1_REG LINBRRL
00268 #define LDIV2_REG LINBRRL
00269 #define LDIV3_REG LINBRRL
00270 #define LDIV4_REG LINBRRL
00271 #define LDIV5_REG LINBRRL
00272 #define LDIV6_REG LINBRRL
00273 #define LDIV7_REG LINBRRL
00274
00275
00276 #define EEAR8_REG EEARH
00277 #define EEAR9_REG EEARH
00278
00279
00280 #define LDIV8_REG LINBRRH
00281 #define LDIV9_REG LINBRRH
00282 #define LDIV10_REG LINBRRH
00283 #define LDIV11_REG LINBRRH
00284
00285
00286 #define ERRP_REG CANGSTA
00287 #define BOFF_REG CANGSTA
00288 #define ENFG_REG CANGSTA
00289 #define RXBSY_REG CANGSTA
00290 #define TXBSY_REG CANGSTA
00291 #define OVFG_REG CANGSTA
00292
00293
00294 #define SWRES_REG CANGCON
00295 #define ENASTB_REG CANGCON
00296 #define TEST_REG CANGCON
00297 #define LISTEN_REG CANGCON
00298 #define SYNTTC_REG CANGCON
00299 #define TTC_REG CANGCON
00300 #define OVRQ_REG CANGCON
00301 #define ABRQ_REG CANGCON
00302
00303
00304 #define PORTD0_REG PORTD
00305 #define PORTD1_REG PORTD
00306 #define PORTD2_REG PORTD
00307 #define PORTD3_REG PORTD
00308 #define PORTD4_REG PORTD
00309 #define PORTD5_REG PORTD
00310 #define PORTD6_REG PORTD
00311 #define PORTD7_REG PORTD
00312
00313
00314 #define PORTE0_REG PORTE
00315 #define PORTE1_REG PORTE
00316 #define PORTE2_REG PORTE
00317
00318
00319 #define TCNT1H0_REG TCNT1H
00320 #define TCNT1H1_REG TCNT1H
00321 #define TCNT1H2_REG TCNT1H
00322 #define TCNT1H3_REG TCNT1H
00323 #define TCNT1H4_REG TCNT1H
00324 #define TCNT1H5_REG TCNT1H
00325 #define TCNT1H6_REG TCNT1H
00326 #define TCNT1H7_REG TCNT1H
00327
00328
00329 #define PORTC0_REG PORTC
00330 #define PORTC1_REG PORTC
00331 #define PORTC2_REG PORTC
00332 #define PORTC3_REG PORTC
00333 #define PORTC4_REG PORTC
00334 #define PORTC5_REG PORTC
00335 #define PORTC6_REG PORTC
00336 #define PORTC7_REG PORTC
00337
00338
00339 #define AMP1TS0_REG AMP1CSR
00340 #define AMP1TS1_REG AMP1CSR
00341 #define AMP1TS2_REG AMP1CSR
00342 #define AMPCMP1_REG AMP1CSR
00343 #define AMP1G0_REG AMP1CSR
00344 #define AMP1G1_REG AMP1CSR
00345 #define AMP1IS_REG AMP1CSR
00346 #define AMP1EN_REG AMP1CSR
00347
00348
00349 #define AC2M0_REG AC2CON
00350 #define AC2M1_REG AC2CON
00351 #define AC2M2_REG AC2CON
00352 #define AC2IS0_REG AC2CON
00353 #define AC2IS1_REG AC2CON
00354 #define AC2IE_REG AC2CON
00355 #define AC2EN_REG AC2CON
00356
00357
00358 #define INDX0_REG CANPAGE
00359 #define INDX1_REG CANPAGE
00360 #define INDX2_REG CANPAGE
00361 #define AINC_REG CANPAGE
00362 #define MOBNB0_REG CANPAGE
00363 #define MOBNB1_REG CANPAGE
00364 #define MOBNB2_REG CANPAGE
00365 #define MOBNB3_REG CANPAGE
00366
00367
00368 #define INT0_REG EIMSK
00369 #define INT1_REG EIMSK
00370 #define INT2_REG EIMSK
00371 #define INT3_REG EIMSK
00372
00373
00374 #define LENRXOK_REG LINENIR
00375 #define LENTXOK_REG LINENIR
00376 #define LENIDOK_REG LINENIR
00377 #define LENERR_REG LINENIR
00378
00379
00380 #define ISC00_REG EICRA
00381 #define ISC01_REG EICRA
00382 #define ISC10_REG EICRA
00383 #define ISC11_REG EICRA
00384 #define ISC20_REG EICRA
00385 #define ISC21_REG EICRA
00386 #define ISC30_REG EICRA
00387 #define ISC31_REG EICRA
00388
00389
00390 #define POCR2RA_0_REG POCR2RAL
00391 #define POCR2RA_1_REG POCR2RAL
00392 #define POCR2RA_2_REG POCR2RAL
00393 #define POCR2RA_3_REG POCR2RAL
00394 #define POCR2RA_4_REG POCR2RAL
00395 #define POCR2RA_5_REG POCR2RAL
00396 #define POCR2RA_6_REG POCR2RAL
00397 #define POCR2RA_7_REG POCR2RAL
00398
00399
00400 #define ADC0D_REG DIDR0
00401 #define ADC1D_REG DIDR0
00402 #define ADC2D_REG DIDR0
00403 #define ADC3D_REG DIDR0
00404 #define ADC4D_REG DIDR0
00405 #define ADC5D_REG DIDR0
00406 #define ADC6D_REG DIDR0
00407 #define ADC7D_REG DIDR0
00408
00409
00410 #define ADC8D_REG DIDR1
00411 #define ADC9D_REG DIDR1
00412 #define ADC10D_REG DIDR1
00413 #define AMP0ND_REG DIDR1
00414 #define AMP0PD_REG DIDR1
00415 #define ACMP0D_REG DIDR1
00416 #define AMP2PD_REG DIDR1
00417
00418
00419 #define POCR2RA_8_REG POCR2RAH
00420 #define POCR2RA_9_REG POCR2RAH
00421 #define POCR2RA_00_REG POCR2RAH
00422 #define POCR2RA_01_REG POCR2RAH
00423
00424
00425 #define CLKPS0_REG CLKPR
00426 #define CLKPS1_REG CLKPR
00427 #define CLKPS2_REG CLKPR
00428 #define CLKPS3_REG CLKPR
00429 #define CLKPCE_REG CLKPR
00430
00431
00432 #define POCR1SA_8_REG POCR1SAH
00433 #define POCR1SA_9_REG POCR1SAH
00434 #define POCR1SA_00_REG POCR1SAH
00435 #define POCR1SA_01_REG POCR1SAH
00436
00437
00438 #define POCR1SA_0_REG POCR1SAL
00439 #define POCR1SA_1_REG POCR1SAL
00440 #define POCR1SA_2_REG POCR1SAL
00441 #define POCR1SA_3_REG POCR1SAL
00442 #define POCR1SA_4_REG POCR1SAL
00443 #define POCR1SA_5_REG POCR1SAL
00444 #define POCR1SA_6_REG POCR1SAL
00445 #define POCR1SA_7_REG POCR1SAL
00446
00447
00448 #define IDMSK21_REG CANIDM1
00449 #define IDMSK22_REG CANIDM1
00450 #define IDMSK23_REG CANIDM1
00451 #define IDMSK24_REG CANIDM1
00452 #define IDMSK25_REG CANIDM1
00453 #define IDMSK26_REG CANIDM1
00454 #define IDMSK27_REG CANIDM1
00455 #define IDMSK28_REG CANIDM1
00456
00457
00458 #define IDMSK5_REG CANIDM3
00459 #define IDMSK6_REG CANIDM3
00460 #define IDMSK7_REG CANIDM3
00461 #define IDMSK8_REG CANIDM3
00462 #define IDMSK9_REG CANIDM3
00463 #define IDMSK10_REG CANIDM3
00464 #define IDMSK11_REG CANIDM3
00465 #define IDMSK12_REG CANIDM3
00466
00467
00468 #define IDMSK13_REG CANIDM2
00469 #define IDMSK14_REG CANIDM2
00470 #define IDMSK15_REG CANIDM2
00471 #define IDMSK16_REG CANIDM2
00472 #define IDMSK17_REG CANIDM2
00473 #define IDMSK18_REG CANIDM2
00474 #define IDMSK19_REG CANIDM2
00475 #define IDMSK20_REG CANIDM2
00476
00477
00478 #define IDEMSK_REG CANIDM4
00479 #define RTRMSK_REG CANIDM4
00480 #define IDMSK0_REG CANIDM4
00481 #define IDMSK1_REG CANIDM4
00482 #define IDMSK2_REG CANIDM4
00483 #define IDMSK3_REG CANIDM4
00484 #define IDMSK4_REG CANIDM4
00485
00486
00487 #define DDB0_REG DDRB
00488 #define DDB1_REG DDRB
00489 #define DDB2_REG DDRB
00490 #define DDB3_REG DDRB
00491 #define DDB4_REG DDRB
00492 #define DDB5_REG DDRB
00493 #define DDB6_REG DDRB
00494 #define DDB7_REG DDRB
00495
00496
00497 #define DDC0_REG DDRC
00498 #define DDC1_REG DDRC
00499 #define DDC2_REG DDRC
00500 #define DDC3_REG DDRC
00501 #define DDC4_REG DDRC
00502 #define DDC5_REG DDRC
00503 #define DDC6_REG DDRC
00504 #define DDC7_REG DDRC
00505
00506
00507 #define PRFM20_REG PMIC2
00508 #define PRFM21_REG PMIC2
00509 #define PRFM22_REG PMIC2
00510 #define PAOC2_REG PMIC2
00511 #define PFLTE2_REG PMIC2
00512 #define PELEV2_REG PMIC2
00513 #define PISEL2_REG PMIC2
00514 #define POVEN2_REG PMIC2
00515
00516
00517 #define FOC1B_REG TCCR1C
00518 #define FOC1A_REG TCCR1C
00519
00520
00521 #define PRFM10_REG PMIC1
00522 #define PRFM11_REG PMIC1
00523 #define PRFM12_REG PMIC1
00524 #define PAOC1_REG PMIC1
00525 #define PFLTE1_REG PMIC1
00526 #define PELEV1_REG PMIC1
00527 #define PISEL1_REG PMIC1
00528 #define POVEN1_REG PMIC1
00529
00530
00531 #define CAL0_REG OSCCAL
00532 #define CAL1_REG OSCCAL
00533 #define CAL2_REG OSCCAL
00534 #define CAL3_REG OSCCAL
00535 #define CAL4_REG OSCCAL
00536 #define CAL5_REG OSCCAL
00537 #define CAL6_REG OSCCAL
00538
00539
00540 #define DDD0_REG DDRD
00541 #define DDD1_REG DDRD
00542 #define DDD2_REG DDRD
00543 #define DDD3_REG DDRD
00544 #define DDD4_REG DDRD
00545 #define DDD5_REG DDRD
00546 #define DDD6_REG DDRD
00547 #define DDD7_REG DDRD
00548
00549
00550 #define PRUN_REG PCTL
00551 #define PCCYC_REG PCTL
00552 #define PCLKSEL_REG PCTL
00553 #define PPRE0_REG PCTL
00554 #define PPRE1_REG PCTL
00555
00556
00557 #define GPIOR10_REG GPIOR1
00558 #define GPIOR11_REG GPIOR1
00559 #define GPIOR12_REG GPIOR1
00560 #define GPIOR13_REG GPIOR1
00561 #define GPIOR14_REG GPIOR1
00562 #define GPIOR15_REG GPIOR1
00563 #define GPIOR16_REG GPIOR1
00564 #define GPIOR17_REG GPIOR1
00565
00566
00567 #define GPIOR00_REG GPIOR0
00568 #define GPIOR01_REG GPIOR0
00569 #define GPIOR02_REG GPIOR0
00570 #define GPIOR03_REG GPIOR0
00571 #define GPIOR04_REG GPIOR0
00572 #define GPIOR05_REG GPIOR0
00573 #define GPIOR06_REG GPIOR0
00574 #define GPIOR07_REG GPIOR0
00575
00576
00577 #define GPIOR20_REG GPIOR2
00578 #define GPIOR21_REG GPIOR2
00579 #define GPIOR22_REG GPIOR2
00580 #define GPIOR23_REG GPIOR2
00581 #define GPIOR24_REG GPIOR2
00582 #define GPIOR25_REG GPIOR2
00583 #define GPIOR26_REG GPIOR2
00584 #define GPIOR27_REG GPIOR2
00585
00586
00587 #define AERG_REG CANGIT
00588 #define FERG_REG CANGIT
00589 #define CERG_REG CANGIT
00590 #define SERG_REG CANGIT
00591 #define BXOK_REG CANGIT
00592 #define OVRTIM_REG CANGIT
00593 #define BOFFIT_REG CANGIT
00594 #define CANIT_REG CANGIT
00595
00596
00597 #define AC3M0_REG AC3CON
00598 #define AC3M1_REG AC3CON
00599 #define AC3M2_REG AC3CON
00600 #define AC3IS0_REG AC3CON
00601 #define AC3IS1_REG AC3CON
00602 #define AC3IE_REG AC3CON
00603 #define AC3EN_REG AC3CON
00604
00605
00606 #define LBERR_REG LINERR
00607 #define LCERR_REG LINERR
00608 #define LPERR_REG LINERR
00609 #define LSERR_REG LINERR
00610 #define LFERR_REG LINERR
00611 #define LOVERR_REG LINERR
00612 #define LTOERR_REG LINERR
00613 #define LABORT_REG LINERR
00614
00615
00616 #define PCIE0_REG PCICR
00617 #define PCIE1_REG PCICR
00618 #define PCIE2_REG PCICR
00619 #define PCIE3_REG PCICR
00620
00621
00622 #define ENOVRT_REG CANGIE
00623 #define ENERG_REG CANGIE
00624 #define ENBX_REG CANGIE
00625 #define ENERR_REG CANGIE
00626 #define ENTX_REG CANGIE
00627 #define ENRX_REG CANGIE
00628 #define ENBOFF_REG CANGIE
00629 #define ENIT_REG CANGIE
00630
00631
00632 #define TCNT0_0_REG TCNT0
00633 #define TCNT0_1_REG TCNT0
00634 #define TCNT0_2_REG TCNT0
00635 #define TCNT0_3_REG TCNT0
00636 #define TCNT0_4_REG TCNT0
00637 #define TCNT0_5_REG TCNT0
00638 #define TCNT0_6_REG TCNT0
00639 #define TCNT0_7_REG TCNT0
00640
00641
00642 #define IEMOB0_REG CANIE2
00643 #define IEMOB1_REG CANIE2
00644 #define IEMOB2_REG CANIE2
00645 #define IEMOB3_REG CANIE2
00646 #define IEMOB4_REG CANIE2
00647 #define IEMOB5_REG CANIE2
00648
00649
00650 #define POCR0RA_0_REG POCR0RAL
00651 #define POCR0RA_1_REG POCR0RAL
00652 #define POCR0RA_2_REG POCR0RAL
00653 #define POCR0RA_3_REG POCR0RAL
00654 #define POCR0RA_4_REG POCR0RAL
00655 #define POCR0RA_5_REG POCR0RAL
00656 #define POCR0RA_6_REG POCR0RAL
00657 #define POCR0RA_7_REG POCR0RAL
00658
00659
00660 #define SIT0_REG CANSIT2
00661 #define SIT1_REG CANSIT2
00662 #define SIT2_REG CANSIT2
00663 #define SIT3_REG CANSIT2
00664 #define SIT4_REG CANSIT2
00665 #define SIT5_REG CANSIT2
00666
00667
00668 #define CS00_REG TCCR0B
00669 #define CS01_REG TCCR0B
00670 #define CS02_REG TCCR0B
00671 #define WGM02_REG TCCR0B
00672 #define FOC0B_REG TCCR0B
00673 #define FOC0A_REG TCCR0B
00674
00675
00676 #define POCR0RA_8_REG POCR0RAH
00677 #define POCR0RA_9_REG POCR0RAH
00678 #define POCR0RA_00_REG POCR0RAH
00679 #define POCR0RA_01_REG POCR0RAH
00680
00681
00682 #define WGM00_REG TCCR0A
00683 #define WGM01_REG TCCR0A
00684 #define COM0B0_REG TCCR0A
00685 #define COM0B1_REG TCCR0A
00686 #define COM0A0_REG TCCR0A
00687 #define COM0A1_REG TCCR0A
00688
00689
00690 #define POCR2SA_8_REG POCR2SAH
00691 #define POCR2SA_9_REG POCR2SAH
00692 #define POCR2SA_00_REG POCR2SAH
00693 #define POCR2SA_01_REG POCR2SAH
00694
00695
00696 #define POCR2SA_0_REG POCR2SAL
00697 #define POCR2SA_1_REG POCR2SAL
00698 #define POCR2SA_2_REG POCR2SAL
00699 #define POCR2SA_3_REG POCR2SAL
00700 #define POCR2SA_4_REG POCR2SAL
00701 #define POCR2SA_5_REG POCR2SAL
00702 #define POCR2SA_6_REG POCR2SAL
00703 #define POCR2SA_7_REG POCR2SAL
00704
00705
00706 #define DDE0_REG DDRE
00707 #define DDE1_REG DDRE
00708 #define DDE2_REG DDRE
00709
00710
00711 #define SPR0_REG SPCR
00712 #define SPR1_REG SPCR
00713 #define CPHA_REG SPCR
00714 #define CPOL_REG SPCR
00715 #define MSTR_REG SPCR
00716 #define DORD_REG SPCR
00717 #define SPE_REG SPCR
00718 #define SPIE_REG SPCR
00719
00720
00721 #define TOV1_REG TIFR1
00722 #define OCF1A_REG TIFR1
00723 #define OCF1B_REG TIFR1
00724 #define ICF1_REG TIFR1
00725
00726
00727 #define RB0TAG_REG CANIDT4
00728 #define RB1TAG_REG CANIDT4
00729 #define RTRTAG_REG CANIDT4
00730 #define IDT0_REG CANIDT4
00731 #define IDT1_REG CANIDT4
00732 #define IDT2_REG CANIDT4
00733 #define IDT3_REG CANIDT4
00734 #define IDT4_REG CANIDT4
00735
00736
00737 #define SPDR0_REG SPDR
00738 #define SPDR1_REG SPDR
00739 #define SPDR2_REG SPDR
00740 #define SPDR3_REG SPDR
00741 #define SPDR4_REG SPDR
00742 #define SPDR5_REG SPDR
00743 #define SPDR6_REG SPDR
00744 #define SPDR7_REG SPDR
00745
00746
00747 #define IDT13_REG CANIDT2
00748 #define IDT14_REG CANIDT2
00749 #define IDT15_REG CANIDT2
00750 #define IDT16_REG CANIDT2
00751 #define IDT17_REG CANIDT2
00752 #define IDT18_REG CANIDT2
00753 #define IDT19_REG CANIDT2
00754 #define IDT20_REG CANIDT2
00755
00756
00757 #define IDT5_REG CANIDT3
00758 #define IDT6_REG CANIDT3
00759 #define IDT7_REG CANIDT3
00760 #define IDT8_REG CANIDT3
00761 #define IDT9_REG CANIDT3
00762 #define IDT10_REG CANIDT3
00763 #define IDT11_REG CANIDT3
00764 #define IDT12_REG CANIDT3
00765
00766
00767 #define IDT21_REG CANIDT1
00768 #define IDT22_REG CANIDT1
00769 #define IDT23_REG CANIDT1
00770 #define IDT24_REG CANIDT1
00771 #define IDT25_REG CANIDT1
00772 #define IDT26_REG CANIDT1
00773 #define IDT27_REG CANIDT1
00774 #define IDT28_REG CANIDT1
00775
00776
00777 #define PSYNC00_REG PSYNC
00778 #define PSYNC01_REG PSYNC
00779 #define PSYNC10_REG PSYNC
00780 #define PSYNC11_REG PSYNC
00781 #define PSYNC20_REG PSYNC
00782 #define PSYNC21_REG PSYNC
00783
00784
00785 #define PSR10_REG GTCCR
00786 #define ICPSEL1_REG GTCCR
00787 #define TSM_REG GTCCR
00788 #define PSRSYNC_REG GTCCR
00789
00790
00791 #define DLC0_REG CANCDMOB
00792 #define DLC1_REG CANCDMOB
00793 #define DLC2_REG CANCDMOB
00794 #define DLC3_REG CANCDMOB
00795 #define IDE_REG CANCDMOB
00796 #define RPLV_REG CANCDMOB
00797 #define CONMOB0_REG CANCDMOB
00798 #define CONMOB1_REG CANCDMOB
00799
00800
00801 #define SP8_REG SPH
00802 #define SP9_REG SPH
00803 #define SP10_REG SPH
00804 #define SP11_REG SPH
00805 #define SP12_REG SPH
00806 #define SP13_REG SPH
00807 #define SP14_REG SPH
00808 #define SP15_REG SPH
00809
00810
00811 #define CGP0_REG CANHPMOB
00812 #define CGP1_REG CANHPMOB
00813 #define CGP2_REG CANHPMOB
00814 #define CGP3_REG CANHPMOB
00815 #define HPMOB0_REG CANHPMOB
00816 #define HPMOB1_REG CANHPMOB
00817 #define HPMOB2_REG CANHPMOB
00818 #define HPMOB3_REG CANHPMOB
00819
00820
00821 #define OCR1BL0_REG OCR1BL
00822 #define OCR1BL1_REG OCR1BL
00823 #define OCR1BL2_REG OCR1BL
00824 #define OCR1BL3_REG OCR1BL
00825 #define OCR1BL4_REG OCR1BL
00826 #define OCR1BL5_REG OCR1BL
00827 #define OCR1BL6_REG OCR1BL
00828 #define OCR1BL7_REG OCR1BL
00829
00830
00831 #define OCR1BH0_REG OCR1BH
00832 #define OCR1BH1_REG OCR1BH
00833 #define OCR1BH2_REG OCR1BH
00834 #define OCR1BH3_REG OCR1BH
00835 #define OCR1BH4_REG OCR1BH
00836 #define OCR1BH5_REG OCR1BH
00837 #define OCR1BH6_REG OCR1BH
00838 #define OCR1BH7_REG OCR1BH
00839
00840
00841 #define SP0_REG SPL
00842 #define SP1_REG SPL
00843 #define SP2_REG SPL
00844 #define SP3_REG SPL
00845 #define SP4_REG SPL
00846 #define SP5_REG SPL
00847 #define SP6_REG SPL
00848 #define SP7_REG SPL
00849
00850
00851 #define PORF_REG MCUSR
00852 #define EXTRF_REG MCUSR
00853 #define BORF_REG MCUSR
00854 #define WDRF_REG MCUSR
00855
00856
00857 #define EERE_REG EECR
00858 #define EEWE_REG EECR
00859 #define EEMWE_REG EECR
00860 #define EERIE_REG EECR
00861 #define EEPM0_REG EECR
00862 #define EEPM1_REG EECR
00863
00864
00865 #define POCR1SB_0_REG POCR1SBL
00866 #define POCR1SB_1_REG POCR1SBL
00867 #define POCR1SB_2_REG POCR1SBL
00868 #define POCR1SB_3_REG POCR1SBL
00869 #define POCR1SB_4_REG POCR1SBL
00870 #define POCR1SB_5_REG POCR1SBL
00871 #define POCR1SB_6_REG POCR1SBL
00872 #define POCR1SB_7_REG POCR1SBL
00873
00874
00875 #define SE_REG SMCR
00876 #define SM0_REG SMCR
00877 #define SM1_REG SMCR
00878 #define SM2_REG SMCR
00879
00880
00881 #define PLOCK_REG PLLCSR
00882 #define PLLE_REG PLLCSR
00883 #define PLLF_REG PLLCSR
00884
00885
00886 #define POCR1SB_8_REG POCR1SBH
00887 #define POCR1SB_9_REG POCR1SBH
00888 #define POCR1SB_00_REG POCR1SBH
00889 #define POCR1SB_01_REG POCR1SBH
00890
00891
00892 #define PCIF0_REG PCIFR
00893 #define PCIF1_REG PCIFR
00894 #define PCIF2_REG PCIFR
00895 #define PCIF3_REG PCIFR
00896
00897
00898 #define AMP2TS0_REG AMP2CSR
00899 #define AMP2TS1_REG AMP2CSR
00900 #define AMP2TS2_REG AMP2CSR
00901 #define AMPCMP2_REG AMP2CSR
00902 #define AMP2G0_REG AMP2CSR
00903 #define AMP2G1_REG AMP2CSR
00904 #define AMP2IS_REG AMP2CSR
00905 #define AMP2EN_REG AMP2CSR
00906
00907
00908 #define C_REG SREG
00909 #define Z_REG SREG
00910 #define N_REG SREG
00911 #define V_REG SREG
00912 #define S_REG SREG
00913 #define H_REG SREG
00914 #define T_REG SREG
00915 #define I_REG SREG
00916
00917
00918 #define LDATA0_REG LINDAT
00919 #define LDATA1_REG LINDAT
00920 #define LDATA2_REG LINDAT
00921 #define LDATA3_REG LINDAT
00922 #define LDATA4_REG LINDAT
00923 #define LDATA5_REG LINDAT
00924 #define LDATA6_REG LINDAT
00925 #define LDATA7_REG LINDAT
00926
00927
00928 #define POCR0SA_8_REG POCR0SAH
00929 #define POCR0SA_9_REG POCR0SAH
00930 #define POCR0SA_00_REG POCR0SAH
00931 #define POCR0SA_01_REG POCR0SAH
00932
00933
00934 #define POCR_RB_0_REG POCR_RBL
00935 #define POCR_RB_1_REG POCR_RBL
00936 #define POCR_RB_2_REG POCR_RBL
00937 #define POCR_RB_3_REG POCR_RBL
00938 #define POCR_RB_4_REG POCR_RBL
00939 #define POCR_RB_5_REG POCR_RBL
00940 #define POCR_RB_6_REG POCR_RBL
00941 #define POCR_RB_7_REG POCR_RBL
00942
00943
00944 #define POCR0SA_0_REG POCR0SAL
00945 #define POCR0SA_1_REG POCR0SAL
00946 #define POCR0SA_2_REG POCR0SAL
00947 #define POCR0SA_3_REG POCR0SAL
00948 #define POCR0SA_4_REG POCR0SAL
00949 #define POCR0SA_5_REG POCR0SAL
00950 #define POCR0SA_6_REG POCR0SAL
00951 #define POCR0SA_7_REG POCR0SAL
00952
00953
00954 #define POCR_RB_8_REG POCR_RBH
00955 #define POCR_RB_9_REG POCR_RBH
00956 #define POCR_RB_00_REG POCR_RBH
00957 #define POCR_RB_01_REG POCR_RBH
00958
00959
00960 #define LRXDL0_REG LINDLR
00961 #define LRXDL1_REG LINDLR
00962 #define LRXDL2_REG LINDLR
00963 #define LRXDL3_REG LINDLR
00964 #define LTXDL0_REG LINDLR
00965 #define LTXDL1_REG LINDLR
00966 #define LTXDL2_REG LINDLR
00967 #define LTXDL3_REG LINDLR
00968
00969
00970 #define IVCE_REG MCUCR
00971 #define IVSEL_REG MCUCR
00972 #define PUD_REG MCUCR
00973 #define SPIPS_REG MCUCR
00974
00975
00976 #define EEAR0_REG EEARL
00977 #define EEAR1_REG EEARL
00978 #define EEAR2_REG EEARL
00979 #define EEAR3_REG EEARL
00980 #define EEAR4_REG EEARL
00981 #define EEAR5_REG EEARL
00982 #define EEAR6_REG EEARL
00983 #define EEAR7_REG EEARL
00984
00985
00986 #define INTF0_REG EIFR
00987 #define INTF1_REG EIFR
00988 #define INTF2_REG EIFR
00989 #define INTF3_REG EIFR
00990
00991
00992 #define AERR_REG CANSTMOB
00993 #define FERR_REG CANSTMOB
00994 #define CERR_REG CANSTMOB
00995 #define SERR_REG CANSTMOB
00996 #define BERR_REG CANSTMOB
00997 #define RXOK_REG CANSTMOB
00998 #define TXOK_REG CANSTMOB
00999 #define DLCW_REG CANSTMOB
01000
01001
01002 #define PEOP_REG PIFR
01003 #define PEV0_REG PIFR
01004 #define PEV1_REG PIFR
01005 #define PEV2_REG PIFR
01006
01007
01008 #define LRXOK_REG LINSIR
01009 #define LTXOK_REG LINSIR
01010 #define LIDOK_REG LINSIR
01011 #define LERR_REG LINSIR
01012 #define LBUSY_REG LINSIR
01013 #define LIDST0_REG LINSIR
01014 #define LIDST1_REG LINSIR
01015 #define LIDST2_REG LINSIR
01016
01017
01018 #define DACH0_REG DACH
01019 #define DACH1_REG DACH
01020 #define DACH2_REG DACH
01021 #define DACH3_REG DACH
01022 #define DACH4_REG DACH
01023 #define DACH5_REG DACH
01024 #define DACH6_REG DACH
01025 #define DACH7_REG DACH
01026
01027
01028 #define DACL0_REG DACL
01029 #define DACL1_REG DACL
01030 #define DACL2_REG DACL
01031 #define DACL3_REG DACL
01032 #define DACL4_REG DACL
01033 #define DACL5_REG DACL
01034 #define DACL6_REG DACL
01035 #define DACL7_REG DACL
01036
01037
01038 #define ENMOB0_REG CANEN2
01039 #define ENMOB1_REG CANEN2
01040 #define ENMOB2_REG CANEN2
01041 #define ENMOB3_REG CANEN2
01042 #define ENMOB4_REG CANEN2
01043 #define ENMOB5_REG CANEN2
01044
01045
01046 #define ADTS0_REG ADCSRB
01047 #define ADTS1_REG ADCSRB
01048 #define ADTS2_REG ADCSRB
01049 #define ADTS3_REG ADCSRB
01050 #define AREFEN_REG ADCSRB
01051 #define ISRCEN_REG ADCSRB
01052 #define ADHSM_REG ADCSRB
01053
01054
01055 #define WGM10_REG TCCR1A
01056 #define WGM11_REG TCCR1A
01057 #define COM1B0_REG TCCR1A
01058 #define COM1B1_REG TCCR1A
01059 #define COM1A0_REG TCCR1A
01060 #define COM1A1_REG TCCR1A
01061
01062
01063
01064
01065
01066
01067
01068
01069
01070
01071
01072
01073 #define POCR0SB_0_REG POCR0SBL
01074 #define POCR0SB_1_REG POCR0SBL
01075 #define POCR0SB_2_REG POCR0SBL
01076 #define POCR0SB_3_REG POCR0SBL
01077 #define POCR0SB_4_REG POCR0SBL
01078 #define POCR0SB_5_REG POCR0SBL
01079 #define POCR0SB_6_REG POCR0SBL
01080 #define POCR0SB_7_REG POCR0SBL
01081
01082
01083 #define AC0O_REG ACSR
01084 #define AC1O_REG ACSR
01085 #define AC2O_REG ACSR
01086 #define AC3O_REG ACSR
01087 #define AC0IF_REG ACSR
01088 #define AC1IF_REG ACSR
01089 #define AC2IF_REG ACSR
01090 #define AC3IF_REG ACSR
01091
01092
01093 #define TCNT1L0_REG TCNT1L
01094 #define TCNT1L1_REG TCNT1L
01095 #define TCNT1L2_REG TCNT1L
01096 #define TCNT1L3_REG TCNT1L
01097 #define TCNT1L4_REG TCNT1L
01098 #define TCNT1L5_REG TCNT1L
01099 #define TCNT1L6_REG TCNT1L
01100 #define TCNT1L7_REG TCNT1L
01101
01102
01103 #define PRFM00_REG PMIC0
01104 #define PRFM01_REG PMIC0
01105 #define PRFM02_REG PMIC0
01106 #define PAOC0_REG PMIC0
01107 #define PFLTE0_REG PMIC0
01108 #define PELEV0_REG PMIC0
01109 #define PISEL0_REG PMIC0
01110 #define POVEN0_REG PMIC0
01111
01112
01113 #define CS10_REG TCCR1B
01114 #define CS11_REG TCCR1B
01115 #define CS12_REG TCCR1B
01116 #define WGM12_REG TCCR1B
01117 #define WGM13_REG TCCR1B
01118 #define ICES1_REG TCCR1B
01119 #define ICNC1_REG TCCR1B
01120
01121
01122 #define POEN0A_REG POC
01123 #define POEN0B_REG POC
01124 #define POEN1A_REG POC
01125 #define POEN1B_REG POC
01126 #define POEN2A_REG POC
01127 #define POEN2B_REG POC
01128
01129
01130 #define SPMEN_REG SPMCSR
01131 #define PGERS_REG SPMCSR
01132 #define PGWRT_REG SPMCSR
01133 #define BLBSET_REG SPMCSR
01134 #define RWWSRE_REG SPMCSR
01135 #define SIGRD_REG SPMCSR
01136 #define RWWSB_REG SPMCSR
01137 #define SPMIE_REG SPMCSR
01138
01139
01140 #define POPA_REG PCNF
01141 #define POPB_REG PCNF
01142 #define PMODE_REG PCNF
01143 #define PULOCK_REG PCNF
01144
01145
01146 #define PRS0_REG CANBT2
01147 #define PRS1_REG CANBT2
01148 #define PRS2_REG CANBT2
01149 #define SJW0_REG CANBT2
01150 #define SJW1_REG CANBT2
01151
01152
01153 #define SMP_REG CANBT3
01154 #define PHS10_REG CANBT3
01155 #define PHS11_REG CANBT3
01156 #define PHS12_REG CANBT3
01157 #define PHS20_REG CANBT3
01158 #define PHS21_REG CANBT3
01159 #define PHS22_REG CANBT3
01160
01161
01162 #define ADCL0_REG ADCL
01163 #define ADCL1_REG ADCL
01164 #define ADCL2_REG ADCL
01165 #define ADCL3_REG ADCL
01166 #define ADCL4_REG ADCL
01167 #define ADCL5_REG ADCL
01168 #define ADCL6_REG ADCL
01169 #define ADCL7_REG ADCL
01170
01171
01172 #define BRP0_REG CANBT1
01173 #define BRP1_REG CANBT1
01174 #define BRP2_REG CANBT1
01175 #define BRP3_REG CANBT1
01176 #define BRP4_REG CANBT1
01177 #define BRP5_REG CANBT1
01178
01179
01180 #define ADCH0_REG ADCH
01181 #define ADCH1_REG ADCH
01182 #define ADCH2_REG ADCH
01183 #define ADCH3_REG ADCH
01184 #define ADCH4_REG ADCH
01185 #define ADCH5_REG ADCH
01186 #define ADCH6_REG ADCH
01187 #define ADCH7_REG ADCH
01188
01189
01190 #define ADPS0_REG ADCSRA
01191 #define ADPS1_REG ADCSRA
01192 #define ADPS2_REG ADCSRA
01193 #define ADIE_REG ADCSRA
01194 #define ADIF_REG ADCSRA
01195 #define ADATE_REG ADCSRA
01196 #define ADSC_REG ADCSRA
01197 #define ADEN_REG ADCSRA
01198
01199
01200 #define TOIE0_REG TIMSK0
01201 #define OCIE0A_REG TIMSK0
01202 #define OCIE0B_REG TIMSK0
01203
01204
01205 #define TOIE1_REG TIMSK1
01206 #define OCIE1A_REG TIMSK1
01207 #define OCIE1B_REG TIMSK1
01208 #define ICIE1_REG TIMSK1
01209
01210
01211 #define AMP0TS0_REG AMP0CSR
01212 #define AMP0TS1_REG AMP0CSR
01213 #define AMP0TS2_REG AMP0CSR
01214 #define AMPCMP0_REG AMP0CSR
01215 #define AMP0G0_REG AMP0CSR
01216 #define AMP0G1_REG AMP0CSR
01217 #define AMP0IS_REG AMP0CSR
01218 #define AMP0EN_REG AMP0CSR
01219
01220
01221 #define DAEN_REG DACON
01222 #define DALA_REG DACON
01223 #define DATS0_REG DACON
01224 #define DATS1_REG DACON
01225 #define DATS2_REG DACON
01226 #define DAATE_REG DACON
01227
01228
01229 #define PCINT0_REG PCMSK0
01230 #define PCINT1_REG PCMSK0
01231 #define PCINT2_REG PCMSK0
01232 #define PCINT3_REG PCMSK0
01233 #define PCINT4_REG PCMSK0
01234 #define PCINT5_REG PCMSK0
01235 #define PCINT6_REG PCMSK0
01236 #define PCINT7_REG PCMSK0
01237
01238
01239 #define PCINT8_REG PCMSK1
01240 #define PCINT9_REG PCMSK1
01241 #define PCINT10_REG PCMSK1
01242 #define PCINT11_REG PCMSK1
01243 #define PCINT12_REG PCMSK1
01244 #define PCINT13_REG PCMSK1
01245 #define PCINT14_REG PCMSK1
01246 #define PCINT15_REG PCMSK1
01247
01248
01249 #define PCINT16_REG PCMSK2
01250 #define PCINT17_REG PCMSK2
01251 #define PCINT18_REG PCMSK2
01252 #define PCINT19_REG PCMSK2
01253 #define PCINT20_REG PCMSK2
01254 #define PCINT21_REG PCMSK2
01255 #define PCINT22_REG PCMSK2
01256 #define PCINT23_REG PCMSK2
01257
01258
01259 #define PCINT24_REG PCMSK3
01260 #define PCINT25_REG PCMSK3
01261 #define PCINT26_REG PCMSK3
01262
01263
01264 #define PINC0_REG PINC
01265 #define PINC1_REG PINC
01266 #define PINC2_REG PINC
01267 #define PINC3_REG PINC
01268 #define PINC4_REG PINC
01269 #define PINC5_REG PINC
01270 #define PINC6_REG PINC
01271 #define PINC7_REG PINC
01272
01273
01274 #define PINB0_REG PINB
01275 #define PINB1_REG PINB
01276 #define PINB2_REG PINB
01277 #define PINB3_REG PINB
01278 #define PINB4_REG PINB
01279 #define PINB5_REG PINB
01280 #define PINB6_REG PINB
01281 #define PINB7_REG PINB
01282
01283
01284 #define AC0M0_REG AC0CON
01285 #define AC0M1_REG AC0CON
01286 #define AC0M2_REG AC0CON
01287 #define ACCKSEL_REG AC0CON
01288 #define AC0IS0_REG AC0CON
01289 #define AC0IS1_REG AC0CON
01290 #define AC0IE_REG AC0CON
01291 #define AC0EN_REG AC0CON
01292
01293
01294 #define PINE0_REG PINE
01295 #define PINE1_REG PINE
01296 #define PINE2_REG PINE
01297
01298
01299 #define PIND0_REG PIND
01300 #define PIND1_REG PIND
01301 #define PIND2_REG PIND
01302 #define PIND3_REG PIND
01303 #define PIND4_REG PIND
01304 #define PIND5_REG PIND
01305 #define PIND6_REG PIND
01306 #define PIND7_REG PIND
01307
01308
01309 #define OCR1AH0_REG OCR1AH
01310 #define OCR1AH1_REG OCR1AH
01311 #define OCR1AH2_REG OCR1AH
01312 #define OCR1AH3_REG OCR1AH
01313 #define OCR1AH4_REG OCR1AH
01314 #define OCR1AH5_REG OCR1AH
01315 #define OCR1AH6_REG OCR1AH
01316 #define OCR1AH7_REG OCR1AH
01317
01318
01319 #define OCR1AL0_REG OCR1AL
01320 #define OCR1AL1_REG OCR1AL
01321 #define OCR1AL2_REG OCR1AL
01322 #define OCR1AL3_REG OCR1AL
01323 #define OCR1AL4_REG OCR1AL
01324 #define OCR1AL5_REG OCR1AL
01325 #define OCR1AL6_REG OCR1AL
01326 #define OCR1AL7_REG OCR1AL
01327
01328
01329 #define TOV0_REG TIFR0
01330 #define OCF0A_REG TIFR0
01331 #define OCF0B_REG TIFR0
01332
01333
01334 #define POCR0SB_8_REG POCR0SBH
01335 #define POCR0SB_9_REG POCR0SBH
01336 #define POCR0SB_00_REG POCR0SBH
01337 #define POCR0SB_01_REG POCR0SBH
01338
01339
01340 #define MISO_PORT PORTB
01341 #define MISO_BIT 0
01342 #define PSCOUT2A_PORT PORTB
01343 #define PSCOUT2A_BIT 0
01344 #define PCINT0_PORT PORTB
01345 #define PCINT0_BIT 0
01346
01347 #define MOSI_PORT PORTB
01348 #define MOSI_BIT 1
01349 #define PSCOUT2B_PORT PORTB
01350 #define PSCOUT2B_BIT 1
01351 #define PCINT1_PORT PORTB
01352 #define PCINT1_BIT 1
01353
01354 #define ADC5_PORT PORTB
01355 #define ADC5_BIT 2
01356 #define INT1_PORT PORTB
01357 #define INT1_BIT 2
01358 #define ACMPN0_PORT PORTB
01359 #define ACMPN0_BIT 2
01360 #define PCINT2_PORT PORTB
01361 #define PCINT2_BIT 2
01362
01363 #define AMP0-_PORT PORTB
01364 #define AMP0-_BIT 3
01365 #define PCINT3_PORT PORTB
01366 #define PCINT3_BIT 3
01367
01368 #define AMP0+_PORT PORTB
01369 #define AMP0+_BIT 4
01370 #define PCINT4_PORT PORTB
01371 #define PCINT4_BIT 4
01372
01373 #define ADC6_PORT PORTB
01374 #define ADC6_BIT 5
01375 #define INT2_PORT PORTB
01376 #define INT2_BIT 5
01377 #define ACMPN1_PORT PORTB
01378 #define ACMPN1_BIT 5
01379 #define AMP2-_PORT PORTB
01380 #define AMP2-_BIT 5
01381 #define PCINT5_PORT PORTB
01382 #define PCINT5_BIT 5
01383
01384 #define ADC7_PORT PORTB
01385 #define ADC7_BIT 6
01386 #define PSCOUT1B_PORT PORTB
01387 #define PSCOUT1B_BIT 6
01388 #define PCINT6_PORT PORTB
01389 #define PCINT6_BIT 6
01390
01391 #define ADC4_PORT PORTB
01392 #define ADC4_BIT 7
01393 #define PSCOUT0B_PORT PORTB
01394 #define PSCOUT0B_BIT 7
01395 #define SCK_PORT PORTB
01396 #define SCK_BIT 7
01397 #define PCINT7_PORT PORTB
01398 #define PCINT7_BIT 7
01399
01400 #define INT3_PORT PORTC
01401 #define INT3_BIT 0
01402 #define PSCOUT1A_PORT PORTC
01403 #define PSCOUT1A_BIT 0
01404 #define PCINT8_PORT PORTC
01405 #define PCINT8_BIT 0
01406
01407 #define PSCIN1_PORT PORTC
01408 #define PSCIN1_BIT 1
01409 #define OC1B_PORT PORTC
01410 #define OC1B_BIT 1
01411 #define SS_A_PORT PORTC
01412 #define SS_A_BIT 1
01413 #define PCINT9_PORT PORTC
01414 #define PCINT9_BIT 1
01415
01416 #define T0_PORT PORTC
01417 #define T0_BIT 2
01418 #define TXCAN_PORT PORTC
01419 #define TXCAN_BIT 2
01420 #define PCINT10_PORT PORTC
01421 #define PCINT10_BIT 2
01422
01423 #define T1_PORT PORTC
01424 #define T1_BIT 3
01425 #define RXCAN_PORT PORTC
01426 #define RXCAN_BIT 3
01427 #define ICP1B_PORT PORTC
01428 #define ICP1B_BIT 3
01429 #define PCINT11_PORT PORTC
01430 #define PCINT11_BIT 3
01431
01432 #define ADC8_PORT PORTC
01433 #define ADC8_BIT 4
01434 #define AMP1-_PORT PORTC
01435 #define AMP1-_BIT 4
01436 #define ACMPN3_PORT PORTC
01437 #define ACMPN3_BIT 4
01438 #define PCINT12_PORT PORTC
01439 #define PCINT12_BIT 4
01440
01441 #define ADC9_PORT PORTC
01442 #define ADC9_BIT 5
01443 #define AMP1+_PORT PORTC
01444 #define AMP1+_BIT 5
01445 #define ACMP3_PORT PORTC
01446 #define ACMP3_BIT 5
01447 #define PCINT13_PORT PORTC
01448 #define PCINT13_BIT 5
01449
01450 #define ADC10_PORT PORTC
01451 #define ADC10_BIT 6
01452 #define ACMP1_PORT PORTC
01453 #define ACMP1_BIT 6
01454 #define PCINT14_PORT PORTC
01455 #define PCINT14_BIT 6
01456
01457 #define D2A_PORT PORTC
01458 #define D2A_BIT 7
01459 #define AMP2+_PORT PORTC
01460 #define AMP2+_BIT 7
01461 #define PCINT15_PORT PORTC
01462 #define PCINT15_BIT 7
01463
01464 #define PSCOUT0A_PORT PORTD
01465 #define PSCOUT0A_BIT 0
01466 #define PCINT16_PORT PORTD
01467 #define PCINT16_BIT 0
01468
01469 #define PSCIN0_PORT PORTD
01470 #define PSCIN0_BIT 1
01471 #define CLK0_PORT PORTD
01472 #define CLK0_BIT 1
01473 #define PCINT17_PORT PORTD
01474 #define PCINT17_BIT 1
01475
01476 #define PSCIN2_PORT PORTD
01477 #define PSCIN2_BIT 2
01478 #define OC1A_PORT PORTD
01479 #define OC1A_BIT 2
01480 #define MISO_A_PORT PORTD
01481 #define MISO_A_BIT 2
01482 #define PCINT18_PORT PORTD
01483 #define PCINT18_BIT 2
01484
01485 #define TXD_PORT PORTD
01486 #define TXD_BIT 3
01487 #define TXLIN_PORT PORTD
01488 #define TXLIN_BIT 3
01489 #define OC0A_PORT PORTD
01490 #define OC0A_BIT 3
01491 #define SS_PORT PORTD
01492 #define SS_BIT 3
01493 #define MOSI_A_PORT PORTD
01494 #define MOSI_A_BIT 3
01495 #define PCINT19_PORT PORTD
01496 #define PCINT19_BIT 3
01497
01498 #define ADC1_PORT PORTD
01499 #define ADC1_BIT 4
01500 #define RXD_PORT PORTD
01501 #define RXD_BIT 4
01502 #define RXLIN_PORT PORTD
01503 #define RXLIN_BIT 4
01504 #define ICP1A_PORT PORTD
01505 #define ICP1A_BIT 4
01506 #define SCK_A_PORT PORTD
01507 #define SCK_A_BIT 4
01508 #define PCINT20_PORT PORTD
01509 #define PCINT20_BIT 4
01510
01511 #define ADC2_PORT PORTD
01512 #define ADC2_BIT 5
01513 #define ACMP2_PORT PORTD
01514 #define ACMP2_BIT 5
01515 #define PCINT21_PORT PORTD
01516 #define PCINT21_BIT 5
01517
01518 #define ADC3_PORT PORTD
01519 #define ADC3_BIT 6
01520 #define ACMPN2_PORT PORTD
01521 #define ACMPN2_BIT 6
01522 #define INT0_PORT PORTD
01523 #define INT0_BIT 6
01524 #define PCINT22_PORT PORTD
01525 #define PCINT22_BIT 6
01526
01527 #define ACMP0_PORT PORTD
01528 #define ACMP0_BIT 7
01529 #define PCINT23_PORT PORTD
01530 #define PCINT23_BIT 7
01531
01532 #define RESET_PORT PORTE
01533 #define RESET_BIT 0
01534 #define OCD_PORT PORTE
01535 #define OCD_BIT 0
01536 #define PCINT24_PORT PORTE
01537 #define PCINT24_BIT 0
01538
01539 #define OC0B_PORT PORTE
01540 #define OC0B_BIT 1
01541 #define XTAL1_PORT PORTE
01542 #define XTAL1_BIT 1
01543 #define PCINT25_PORT PORTE
01544 #define PCINT25_BIT 1
01545
01546 #define ADC0_PORT PORTE
01547 #define ADC0_BIT 2
01548 #define XTAL2_PORT PORTE
01549 #define XTAL2_BIT 2
01550 #define PCINT26_PORT PORTE
01551 #define PCINT26_BIT 2
01552
01553