00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028 #define TIMER0_PRESCALER_DIV_0 0
00029 #define TIMER0_PRESCALER_DIV_1 1
00030 #define TIMER0_PRESCALER_DIV_8 2
00031 #define TIMER0_PRESCALER_DIV_64 3
00032 #define TIMER0_PRESCALER_DIV_256 4
00033 #define TIMER0_PRESCALER_DIV_1024 5
00034 #define TIMER0_PRESCALER_DIV_FALL 6
00035 #define TIMER0_PRESCALER_DIV_RISE 7
00036
00037 #define TIMER0_PRESCALER_REG_0 0
00038 #define TIMER0_PRESCALER_REG_1 1
00039 #define TIMER0_PRESCALER_REG_2 8
00040 #define TIMER0_PRESCALER_REG_3 64
00041 #define TIMER0_PRESCALER_REG_4 256
00042 #define TIMER0_PRESCALER_REG_5 1024
00043 #define TIMER0_PRESCALER_REG_6 -1
00044 #define TIMER0_PRESCALER_REG_7 -2
00045
00046
00047 #define TIMER1_PRESCALER_DIV_0 0
00048 #define TIMER1_PRESCALER_DIV_1 1
00049 #define TIMER1_PRESCALER_DIV_8 2
00050 #define TIMER1_PRESCALER_DIV_64 3
00051 #define TIMER1_PRESCALER_DIV_256 4
00052 #define TIMER1_PRESCALER_DIV_1024 5
00053 #define TIMER1_PRESCALER_DIV_FALL 6
00054 #define TIMER1_PRESCALER_DIV_RISE 7
00055
00056 #define TIMER1_PRESCALER_REG_0 0
00057 #define TIMER1_PRESCALER_REG_1 1
00058 #define TIMER1_PRESCALER_REG_2 8
00059 #define TIMER1_PRESCALER_REG_3 64
00060 #define TIMER1_PRESCALER_REG_4 256
00061 #define TIMER1_PRESCALER_REG_5 1024
00062 #define TIMER1_PRESCALER_REG_6 -1
00063 #define TIMER1_PRESCALER_REG_7 -2
00064
00065
00066 #define TIMER2_PRESCALER_DIV_0 0
00067 #define TIMER2_PRESCALER_DIV_1 1
00068 #define TIMER2_PRESCALER_DIV_8 2
00069 #define TIMER2_PRESCALER_DIV_32 3
00070 #define TIMER2_PRESCALER_DIV_64 4
00071 #define TIMER2_PRESCALER_DIV_128 5
00072 #define TIMER2_PRESCALER_DIV_256 6
00073 #define TIMER2_PRESCALER_DIV_1024 7
00074
00075 #define TIMER2_PRESCALER_REG_0 0
00076 #define TIMER2_PRESCALER_REG_1 1
00077 #define TIMER2_PRESCALER_REG_2 8
00078 #define TIMER2_PRESCALER_REG_3 32
00079 #define TIMER2_PRESCALER_REG_4 64
00080 #define TIMER2_PRESCALER_REG_5 128
00081 #define TIMER2_PRESCALER_REG_6 256
00082 #define TIMER2_PRESCALER_REG_7 1024
00083
00084
00085 #define TIMER3_PRESCALER_DIV_0 0
00086 #define TIMER3_PRESCALER_DIV_1 1
00087 #define TIMER3_PRESCALER_DIV_8 2
00088 #define TIMER3_PRESCALER_DIV_64 3
00089 #define TIMER3_PRESCALER_DIV_256 4
00090 #define TIMER3_PRESCALER_DIV_1024 5
00091 #define TIMER3_PRESCALER_DIV_FALL 6
00092 #define TIMER3_PRESCALER_DIV_RISE 7
00093
00094 #define TIMER3_PRESCALER_REG_0 0
00095 #define TIMER3_PRESCALER_REG_1 1
00096 #define TIMER3_PRESCALER_REG_2 8
00097 #define TIMER3_PRESCALER_REG_3 64
00098 #define TIMER3_PRESCALER_REG_4 256
00099 #define TIMER3_PRESCALER_REG_5 1024
00100 #define TIMER3_PRESCALER_REG_6 -1
00101 #define TIMER3_PRESCALER_REG_7 -2
00102
00103
00104
00105 #define TIMER0_AVAILABLE
00106 #define TIMER0A_AVAILABLE
00107 #define TIMER0B_AVAILABLE
00108 #define TIMER1_AVAILABLE
00109 #define TIMER1A_AVAILABLE
00110 #define TIMER1B_AVAILABLE
00111 #define TIMER1C_AVAILABLE
00112 #define TIMER2_AVAILABLE
00113 #define TIMER2A_AVAILABLE
00114 #define TIMER2B_AVAILABLE
00115 #define TIMER3_AVAILABLE
00116 #define TIMER3A_AVAILABLE
00117 #define TIMER3B_AVAILABLE
00118 #define TIMER3C_AVAILABLE
00119
00120
00121 #define SIG_OVERFLOW0_NUM 0
00122 #define SIG_OVERFLOW1_NUM 1
00123 #define SIG_OVERFLOW2_NUM 2
00124 #define SIG_OVERFLOW3_NUM 3
00125 #define SIG_OVERFLOW_TOTAL_NUM 4
00126
00127
00128 #define SIG_OUTPUT_COMPARE0A_NUM 0
00129 #define SIG_OUTPUT_COMPARE0B_NUM 1
00130 #define SIG_OUTPUT_COMPARE1A_NUM 2
00131 #define SIG_OUTPUT_COMPARE1B_NUM 3
00132 #define SIG_OUTPUT_COMPARE1C_NUM 4
00133 #define SIG_OUTPUT_COMPARE2A_NUM 5
00134 #define SIG_OUTPUT_COMPARE2B_NUM 6
00135 #define SIG_OUTPUT_COMPARE3A_NUM 7
00136 #define SIG_OUTPUT_COMPARE3B_NUM 8
00137 #define SIG_OUTPUT_COMPARE3C_NUM 9
00138 #define SIG_OUTPUT_COMPARE_TOTAL_NUM 10
00139
00140
00141 #define PWM0A_NUM 0
00142 #define PWM0B_NUM 1
00143 #define PWM1A_NUM 2
00144 #define PWM1B_NUM 3
00145 #define PWM1C_NUM 4
00146 #define PWM2A_NUM 5
00147 #define PWM2B_NUM 6
00148 #define PWM3A_NUM 7
00149 #define PWM3B_NUM 8
00150 #define PWM3C_NUM 9
00151 #define PWM_TOTAL_NUM 10
00152
00153
00154 #define SIG_INPUT_CAPTURE1_NUM 0
00155 #define SIG_INPUT_CAPTURE3_NUM 1
00156 #define SIG_INPUT_CAPTURE_TOTAL_NUM 2
00157
00158
00159
00160 #define UEBCHX_0_REG UEBCHX
00161 #define UEBCHX_1_REG UEBCHX
00162 #define UEBCHX_2_REG UEBCHX
00163
00164
00165 #define MUX0_REG ADMUX
00166 #define MUX1_REG ADMUX
00167 #define MUX2_REG ADMUX
00168 #define MUX3_REG ADMUX
00169 #define MUX4_REG ADMUX
00170 #define ADLAR_REG ADMUX
00171 #define REFS0_REG ADMUX
00172 #define REFS1_REG ADMUX
00173
00174
00175 #define SUSPE_REG UDIEN
00176 #define SOFE_REG UDIEN
00177 #define EORSTE_REG UDIEN
00178 #define WAKEUPE_REG UDIEN
00179 #define EORSME_REG UDIEN
00180 #define UPRSME_REG UDIEN
00181
00182
00183 #define WDP0_REG WDTCSR
00184 #define WDP1_REG WDTCSR
00185 #define WDP2_REG WDTCSR
00186 #define WDE_REG WDTCSR
00187 #define WDCE_REG WDTCSR
00188 #define WDP3_REG WDTCSR
00189 #define WDIE_REG WDTCSR
00190 #define WDIF_REG WDTCSR
00191
00192
00193 #define EEDR0_REG EEDR
00194 #define EEDR1_REG EEDR
00195 #define EEDR2_REG EEDR
00196 #define EEDR3_REG EEDR
00197 #define EEDR4_REG EEDR
00198 #define EEDR5_REG EEDR
00199 #define EEDR6_REG EEDR
00200 #define EEDR7_REG EEDR
00201
00202
00203 #define OCR0B_0_REG OCR0B
00204 #define OCR0B_1_REG OCR0B
00205 #define OCR0B_2_REG OCR0B
00206 #define OCR0B_3_REG OCR0B
00207 #define OCR0B_4_REG OCR0B
00208 #define OCR0B_5_REG OCR0B
00209 #define OCR0B_6_REG OCR0B
00210 #define OCR0B_7_REG OCR0B
00211
00212
00213 #define SUSPI_REG UDINT
00214 #define SOFI_REG UDINT
00215 #define EORSTI_REG UDINT
00216 #define WAKEUPI_REG UDINT
00217 #define EORSMI_REG UDINT
00218 #define UPRSMI_REG UDINT
00219
00220
00221 #define EPRST0_REG UERST
00222 #define EPRST1_REG UERST
00223 #define EPRST2_REG UERST
00224 #define EPRST3_REG UERST
00225 #define EPRST4_REG UERST
00226 #define EPRST5_REG UERST
00227 #define EPRST6_REG UERST
00228
00229
00230 #define RAMPZ0_REG RAMPZ
00231
00232
00233 #define ALLOC_REG UECFG1X
00234 #define EPBK0_REG UECFG1X
00235 #define EPBK1_REG UECFG1X
00236 #define EPSIZE0_REG UECFG1X
00237 #define EPSIZE1_REG UECFG1X
00238 #define EPSIZE2_REG UECFG1X
00239
00240
00241 #define OCR2B_0_REG OCR2B
00242 #define OCR2B_1_REG OCR2B
00243 #define OCR2B_2_REG OCR2B
00244 #define OCR2B_3_REG OCR2B
00245 #define OCR2B_4_REG OCR2B
00246 #define OCR2B_5_REG OCR2B
00247 #define OCR2B_6_REG OCR2B
00248 #define OCR2B_7_REG OCR2B
00249
00250
00251 #define OCR2A_0_REG OCR2A
00252 #define OCR2A_1_REG OCR2A
00253 #define OCR2A_2_REG OCR2A
00254 #define OCR2A_3_REG OCR2A
00255 #define OCR2A_4_REG OCR2A
00256 #define OCR2A_5_REG OCR2A
00257 #define OCR2A_6_REG OCR2A
00258 #define OCR2A_7_REG OCR2A
00259
00260
00261 #define SPDR0_REG SPDR
00262 #define SPDR1_REG SPDR
00263 #define SPDR2_REG SPDR
00264 #define SPDR3_REG SPDR
00265 #define SPDR4_REG SPDR
00266 #define SPDR5_REG SPDR
00267 #define SPDR6_REG SPDR
00268 #define SPDR7_REG SPDR
00269
00270
00271 #define SPI2X_REG SPSR
00272 #define WCOL_REG SPSR
00273 #define SPIF_REG SPSR
00274
00275
00276 #define ICR1H0_REG ICR1H
00277 #define ICR1H1_REG ICR1H
00278 #define ICR1H2_REG ICR1H
00279 #define ICR1H3_REG ICR1H
00280 #define ICR1H4_REG ICR1H
00281 #define ICR1H5_REG ICR1H
00282 #define ICR1H6_REG ICR1H
00283 #define ICR1H7_REG ICR1H
00284
00285
00286 #define ICR1L0_REG ICR1L
00287 #define ICR1L1_REG ICR1L
00288 #define ICR1L2_REG ICR1L
00289 #define ICR1L3_REG ICR1L
00290 #define ICR1L4_REG ICR1L
00291 #define ICR1L5_REG ICR1L
00292 #define ICR1L6_REG ICR1L
00293 #define ICR1L7_REG ICR1L
00294
00295
00296 #define EPINT0_REG UEINT
00297 #define EPINT1_REG UEINT
00298 #define EPINT2_REG UEINT
00299 #define EPINT3_REG UEINT
00300 #define EPINT4_REG UEINT
00301 #define EPINT5_REG UEINT
00302 #define EPINT6_REG UEINT
00303
00304
00305 #define TCNT1L0_REG TCNT1L
00306 #define TCNT1L1_REG TCNT1L
00307 #define TCNT1L2_REG TCNT1L
00308 #define TCNT1L3_REG TCNT1L
00309 #define TCNT1L4_REG TCNT1L
00310 #define TCNT1L5_REG TCNT1L
00311 #define TCNT1L6_REG TCNT1L
00312 #define TCNT1L7_REG TCNT1L
00313
00314
00315 #define PORTD0_REG PORTD
00316 #define PORTD1_REG PORTD
00317 #define PORTD2_REG PORTD
00318 #define PORTD3_REG PORTD
00319 #define PORTD4_REG PORTD
00320 #define PORTD5_REG PORTD
00321 #define PORTD6_REG PORTD
00322 #define PORTD7_REG PORTD
00323
00324
00325 #define PORTE0_REG PORTE
00326 #define PORTE1_REG PORTE
00327 #define PORTE2_REG PORTE
00328 #define PORTE3_REG PORTE
00329 #define PORTE4_REG PORTE
00330 #define PORTE5_REG PORTE
00331 #define PORTE6_REG PORTE
00332 #define PORTE7_REG PORTE
00333
00334
00335 #define TCNT1H0_REG TCNT1H
00336 #define TCNT1H1_REG TCNT1H
00337 #define TCNT1H2_REG TCNT1H
00338 #define TCNT1H3_REG TCNT1H
00339 #define TCNT1H4_REG TCNT1H
00340 #define TCNT1H5_REG TCNT1H
00341 #define TCNT1H6_REG TCNT1H
00342 #define TCNT1H7_REG TCNT1H
00343
00344
00345 #define PORTC0_REG PORTC
00346 #define PORTC1_REG PORTC
00347 #define PORTC2_REG PORTC
00348 #define PORTC3_REG PORTC
00349 #define PORTC4_REG PORTC
00350 #define PORTC5_REG PORTC
00351 #define PORTC6_REG PORTC
00352 #define PORTC7_REG PORTC
00353
00354
00355 #define PORTA0_REG PORTA
00356 #define PORTA1_REG PORTA
00357 #define PORTA2_REG PORTA
00358 #define PORTA3_REG PORTA
00359 #define PORTA4_REG PORTA
00360 #define PORTA5_REG PORTA
00361 #define PORTA6_REG PORTA
00362 #define PORTA7_REG PORTA
00363
00364
00365 #define INT0_REG EIMSK
00366 #define INT1_REG EIMSK
00367 #define INT2_REG EIMSK
00368 #define INT3_REG EIMSK
00369 #define INT4_REG EIMSK
00370 #define INT5_REG EIMSK
00371 #define INT6_REG EIMSK
00372 #define INT7_REG EIMSK
00373
00374
00375 #define UDR1_0_REG UDR1
00376 #define UDR1_1_REG UDR1
00377 #define UDR1_2_REG UDR1
00378 #define UDR1_3_REG UDR1
00379 #define UDR1_4_REG UDR1
00380 #define UDR1_5_REG UDR1
00381 #define UDR1_6_REG UDR1
00382 #define UDR1_7_REG UDR1
00383
00384
00385 #define ISC40_REG EICRB
00386 #define ISC41_REG EICRB
00387 #define ISC50_REG EICRB
00388 #define ISC51_REG EICRB
00389 #define ISC60_REG EICRB
00390 #define ISC61_REG EICRB
00391 #define ISC70_REG EICRB
00392 #define ISC71_REG EICRB
00393
00394
00395 #define UEDATX_0_REG UEDATX
00396 #define UEDATX_1_REG UEDATX
00397 #define UEDATX_2_REG UEDATX
00398 #define UEDATX_3_REG UEDATX
00399 #define UEDATX_4_REG UEDATX
00400 #define UEDATX_5_REG UEDATX
00401 #define UEDATX_6_REG UEDATX
00402 #define UEDATX_7_REG UEDATX
00403
00404
00405 #define ISC00_REG EICRA
00406 #define ISC01_REG EICRA
00407 #define ISC10_REG EICRA
00408 #define ISC11_REG EICRA
00409 #define ISC20_REG EICRA
00410 #define ISC21_REG EICRA
00411 #define ISC30_REG EICRA
00412 #define ISC31_REG EICRA
00413
00414
00415 #define EPDIR_REG UECFG0X
00416 #define EPTYPE0_REG UECFG0X
00417 #define EPTYPE1_REG UECFG0X
00418
00419
00420 #define ADC0D_REG DIDR0
00421 #define ADC1D_REG DIDR0
00422 #define ADC2D_REG DIDR0
00423 #define ADC3D_REG DIDR0
00424 #define ADC4D_REG DIDR0
00425 #define ADC5D_REG DIDR0
00426 #define ADC6D_REG DIDR0
00427 #define ADC7D_REG DIDR0
00428
00429
00430 #define AIN0D_REG DIDR1
00431 #define AIN1D_REG DIDR1
00432
00433
00434 #define DDF0_REG DDRF
00435 #define DDF1_REG DDRF
00436 #define DDF2_REG DDRF
00437 #define DDF3_REG DDRF
00438 #define DDF4_REG DDRF
00439 #define DDF5_REG DDRF
00440 #define DDF6_REG DDRF
00441 #define DDF7_REG DDRF
00442
00443
00444 #define TCR2BUB_REG ASSR
00445 #define TCR2AUB_REG ASSR
00446 #define OCR2BUB_REG ASSR
00447 #define OCR2AUB_REG ASSR
00448 #define TCN2UB_REG ASSR
00449 #define AS2_REG ASSR
00450 #define EXCLK_REG ASSR
00451
00452
00453 #define CLKPS0_REG CLKPR
00454 #define CLKPS1_REG CLKPR
00455 #define CLKPS2_REG CLKPR
00456 #define CLKPS3_REG CLKPR
00457 #define CLKPCE_REG CLKPR
00458
00459
00460 #define C_REG SREG
00461 #define Z_REG SREG
00462 #define N_REG SREG
00463 #define V_REG SREG
00464 #define S_REG SREG
00465 #define H_REG SREG
00466 #define T_REG SREG
00467 #define I_REG SREG
00468
00469
00470 #define UENUM_0_REG UENUM
00471 #define UENUM_1_REG UENUM
00472 #define UENUM_2_REG UENUM
00473
00474
00475 #define UBRR_0_REG UBRR1L
00476 #define UBRR_1_REG UBRR1L
00477 #define UBRR_2_REG UBRR1L
00478 #define UBRR_3_REG UBRR1L
00479 #define UBRR_4_REG UBRR1L
00480 #define UBRR_5_REG UBRR1L
00481 #define UBRR_6_REG UBRR1L
00482 #define UBRR_7_REG UBRR1L
00483
00484
00485 #define DDC0_REG DDRC
00486 #define DDC1_REG DDRC
00487 #define DDC2_REG DDRC
00488 #define DDC3_REG DDRC
00489 #define DDC4_REG DDRC
00490 #define DDC5_REG DDRC
00491 #define DDC6_REG DDRC
00492 #define DDC7_REG DDRC
00493
00494
00495 #define OCR3AL0_REG OCR3AL
00496 #define OCR3AL1_REG OCR3AL
00497 #define OCR3AL2_REG OCR3AL
00498 #define OCR3AL3_REG OCR3AL
00499 #define OCR3AL4_REG OCR3AL
00500 #define OCR3AL5_REG OCR3AL
00501 #define OCR3AL6_REG OCR3AL
00502 #define OCR3AL7_REG OCR3AL
00503
00504
00505 #define DDA0_REG DDRA
00506 #define DDA1_REG DDRA
00507 #define DDA2_REG DDRA
00508 #define DDA3_REG DDRA
00509 #define DDA4_REG DDRA
00510 #define DDA5_REG DDRA
00511 #define DDA6_REG DDRA
00512 #define DDA7_REG DDRA
00513
00514
00515 #define WGM10_REG TCCR1A
00516 #define WGM11_REG TCCR1A
00517 #define COM1C0_REG TCCR1A
00518 #define COM1C1_REG TCCR1A
00519 #define COM1B0_REG TCCR1A
00520 #define COM1B1_REG TCCR1A
00521 #define COM1A0_REG TCCR1A
00522 #define COM1A1_REG TCCR1A
00523
00524
00525 #define OCR3AH0_REG OCR3AH
00526 #define OCR3AH1_REG OCR3AH
00527 #define OCR3AH2_REG OCR3AH
00528 #define OCR3AH3_REG OCR3AH
00529 #define OCR3AH4_REG OCR3AH
00530 #define OCR3AH5_REG OCR3AH
00531 #define OCR3AH6_REG OCR3AH
00532 #define OCR3AH7_REG OCR3AH
00533
00534
00535 #define CS10_REG TCCR1B
00536 #define CS11_REG TCCR1B
00537 #define CS12_REG TCCR1B
00538 #define WGM12_REG TCCR1B
00539 #define WGM13_REG TCCR1B
00540 #define ICES1_REG TCCR1B
00541 #define ICNC1_REG TCCR1B
00542
00543
00544 #define CAL0_REG OSCCAL
00545 #define CAL1_REG OSCCAL
00546 #define CAL2_REG OSCCAL
00547 #define CAL3_REG OSCCAL
00548 #define CAL4_REG OSCCAL
00549 #define CAL5_REG OSCCAL
00550 #define CAL6_REG OSCCAL
00551 #define CAL7_REG OSCCAL
00552
00553
00554 #define DDD0_REG DDRD
00555 #define DDD1_REG DDRD
00556 #define DDD2_REG DDRD
00557 #define DDD3_REG DDRD
00558 #define DDD4_REG DDRD
00559 #define DDD5_REG DDRD
00560 #define DDD6_REG DDRD
00561 #define DDD7_REG DDRD
00562
00563
00564 #define GPIOR10_REG GPIOR1
00565 #define GPIOR11_REG GPIOR1
00566 #define GPIOR12_REG GPIOR1
00567 #define GPIOR13_REG GPIOR1
00568 #define GPIOR14_REG GPIOR1
00569 #define GPIOR15_REG GPIOR1
00570 #define GPIOR16_REG GPIOR1
00571 #define GPIOR17_REG GPIOR1
00572
00573
00574 #define GPIOR00_REG GPIOR0
00575 #define GPIOR01_REG GPIOR0
00576 #define GPIOR02_REG GPIOR0
00577 #define GPIOR03_REG GPIOR0
00578 #define GPIOR04_REG GPIOR0
00579 #define GPIOR05_REG GPIOR0
00580 #define GPIOR06_REG GPIOR0
00581 #define GPIOR07_REG GPIOR0
00582
00583
00584 #define GPIOR20_REG GPIOR2
00585 #define GPIOR21_REG GPIOR2
00586 #define GPIOR22_REG GPIOR2
00587 #define GPIOR23_REG GPIOR2
00588 #define GPIOR24_REG GPIOR2
00589 #define GPIOR25_REG GPIOR2
00590 #define GPIOR26_REG GPIOR2
00591 #define GPIOR27_REG GPIOR2
00592
00593
00594 #define DETACH_REG UDCON
00595 #define RMWKUP_REG UDCON
00596 #define LSM_REG UDCON
00597
00598
00599 #define PCIE0_REG PCICR
00600
00601
00602 #define VBUSTI_REG USBINT
00603 #define IDTI_REG USBINT
00604
00605
00606 #define TCNT2_0_REG TCNT2
00607 #define TCNT2_1_REG TCNT2
00608 #define TCNT2_2_REG TCNT2
00609 #define TCNT2_3_REG TCNT2
00610 #define TCNT2_4_REG TCNT2
00611 #define TCNT2_5_REG TCNT2
00612 #define TCNT2_6_REG TCNT2
00613 #define TCNT2_7_REG TCNT2
00614
00615
00616 #define TCNT0_0_REG TCNT0
00617 #define TCNT0_1_REG TCNT0
00618 #define TCNT0_2_REG TCNT0
00619 #define TCNT0_3_REG TCNT0
00620 #define TCNT0_4_REG TCNT0
00621 #define TCNT0_5_REG TCNT0
00622 #define TCNT0_6_REG TCNT0
00623 #define TCNT0_7_REG TCNT0
00624
00625
00626 #define TWGCE_REG TWAR
00627 #define TWA0_REG TWAR
00628 #define TWA1_REG TWAR
00629 #define TWA2_REG TWAR
00630 #define TWA3_REG TWAR
00631 #define TWA4_REG TWAR
00632 #define TWA5_REG TWAR
00633 #define TWA6_REG TWAR
00634
00635
00636 #define UVREGE_REG UHWCON
00637 #define UVCONE_REG UHWCON
00638 #define UIDE_REG UHWCON
00639 #define UIMOD_REG UHWCON
00640
00641
00642 #define CS00_REG TCCR0B
00643 #define CS01_REG TCCR0B
00644 #define CS02_REG TCCR0B
00645 #define WGM02_REG TCCR0B
00646 #define FOC0B_REG TCCR0B
00647 #define FOC0A_REG TCCR0B
00648
00649
00650 #define FNCERR_REG UDMFN
00651
00652
00653 #define WGM00_REG TCCR0A
00654 #define WGM01_REG TCCR0A
00655 #define COM0B0_REG TCCR0A
00656 #define COM0B1_REG TCCR0A
00657 #define COM0A0_REG TCCR0A
00658 #define COM0A1_REG TCCR0A
00659
00660
00661 #define TOV2_REG TIFR2
00662 #define OCF2A_REG TIFR2
00663 #define OCF2B_REG TIFR2
00664
00665
00666 #define TOV3_REG TIFR3
00667 #define OCF3A_REG TIFR3
00668 #define OCF3B_REG TIFR3
00669 #define OCF3C_REG TIFR3
00670 #define ICF3_REG TIFR3
00671
00672
00673 #define SPR0_REG SPCR
00674 #define SPR1_REG SPCR
00675 #define CPHA_REG SPCR
00676 #define CPOL_REG SPCR
00677 #define MSTR_REG SPCR
00678 #define DORD_REG SPCR
00679 #define SPE_REG SPCR
00680 #define SPIE_REG SPCR
00681
00682
00683 #define TOV1_REG TIFR1
00684 #define OCF1A_REG TIFR1
00685 #define OCF1B_REG TIFR1
00686 #define OCF1C_REG TIFR1
00687 #define ICF1_REG TIFR1
00688
00689
00690 #define EEAR8_REG EEARH
00691 #define EEAR9_REG EEARH
00692 #define EEAR10_REG EEARH
00693 #define EEAR11_REG EEARH
00694
00695
00696 #define UEBCLX_0_REG UEBCLX
00697 #define UEBCLX_1_REG UEBCLX
00698 #define UEBCLX_2_REG UEBCLX
00699 #define UEBCLX_3_REG UEBCLX
00700 #define UEBCLX_4_REG UEBCLX
00701 #define UEBCLX_5_REG UEBCLX
00702 #define UEBCLX_6_REG UEBCLX
00703 #define UEBCLX_7_REG UEBCLX
00704
00705
00706 #define OCR3CH0_REG OCR3CH
00707 #define OCR3CH1_REG OCR3CH
00708 #define OCR3CH2_REG OCR3CH
00709 #define OCR3CH3_REG OCR3CH
00710 #define OCR3CH4_REG OCR3CH
00711 #define OCR3CH5_REG OCR3CH
00712 #define OCR3CH6_REG OCR3CH
00713 #define OCR3CH7_REG OCR3CH
00714
00715
00716 #define CURRBK0_REG UESTA1X
00717 #define CURRBK1_REG UESTA1X
00718 #define CTRLDIR_REG UESTA1X
00719
00720
00721 #define OCR3CL0_REG OCR3CL
00722 #define OCR3CL1_REG OCR3CL
00723 #define OCR3CL2_REG OCR3CL
00724 #define OCR3CL3_REG OCR3CL
00725 #define OCR3CL4_REG OCR3CL
00726 #define OCR3CL5_REG OCR3CL
00727 #define OCR3CL6_REG OCR3CL
00728 #define OCR3CL7_REG OCR3CL
00729
00730
00731 #define PSRSYNC_REG GTCCR
00732 #define TSM_REG GTCCR
00733 #define PSRASY_REG GTCCR
00734
00735
00736 #define TWBR0_REG TWBR
00737 #define TWBR1_REG TWBR
00738 #define TWBR2_REG TWBR
00739 #define TWBR3_REG TWBR
00740 #define TWBR4_REG TWBR
00741 #define TWBR5_REG TWBR
00742 #define TWBR6_REG TWBR
00743 #define TWBR7_REG TWBR
00744
00745
00746 #define SP8_REG SPH
00747 #define SP9_REG SPH
00748 #define SP10_REG SPH
00749 #define SP11_REG SPH
00750 #define SP12_REG SPH
00751 #define SP13_REG SPH
00752 #define SP14_REG SPH
00753 #define SP15_REG SPH
00754
00755
00756 #define FOC3C_REG TCCR3C
00757 #define FOC3B_REG TCCR3C
00758 #define FOC3A_REG TCCR3C
00759
00760
00761 #define CS30_REG TCCR3B
00762 #define CS31_REG TCCR3B
00763 #define CS32_REG TCCR3B
00764 #define WGM32_REG TCCR3B
00765 #define WGM33_REG TCCR3B
00766 #define ICES3_REG TCCR3B
00767 #define ICNC3_REG TCCR3B
00768
00769
00770 #define WGM30_REG TCCR3A
00771 #define WGM31_REG TCCR3A
00772 #define COM3C0_REG TCCR3A
00773 #define COM3C1_REG TCCR3A
00774 #define COM3B0_REG TCCR3A
00775 #define COM3B1_REG TCCR3A
00776 #define COM3A0_REG TCCR3A
00777 #define COM3A1_REG TCCR3A
00778
00779
00780 #define TXINI_REG UEINTX
00781 #define STALLEDI_REG UEINTX
00782 #define RXOUTI_REG UEINTX
00783 #define RXSTPI_REG UEINTX
00784 #define NAKOUTI_REG UEINTX
00785 #define RWAL_REG UEINTX
00786 #define NAKINI_REG UEINTX
00787 #define FIFOCON_REG UEINTX
00788
00789
00790 #define OCR1BL0_REG OCR1BL
00791 #define OCR1BL1_REG OCR1BL
00792 #define OCR1BL2_REG OCR1BL
00793 #define OCR1BL3_REG OCR1BL
00794 #define OCR1BL4_REG OCR1BL
00795 #define OCR1BL5_REG OCR1BL
00796 #define OCR1BL6_REG OCR1BL
00797 #define OCR1BL7_REG OCR1BL
00798
00799
00800 #define TCNT3H0_REG TCNT3H
00801 #define TCNT3H1_REG TCNT3H
00802 #define TCNT3H2_REG TCNT3H
00803 #define TCNT3H3_REG TCNT3H
00804 #define TCNT3H4_REG TCNT3H
00805 #define TCNT3H5_REG TCNT3H
00806 #define TCNT3H6_REG TCNT3H
00807 #define TCNT3H7_REG TCNT3H
00808
00809
00810 #define OCR1BH0_REG OCR1BH
00811 #define OCR1BH1_REG OCR1BH
00812 #define OCR1BH2_REG OCR1BH
00813 #define OCR1BH3_REG OCR1BH
00814 #define OCR1BH4_REG OCR1BH
00815 #define OCR1BH5_REG OCR1BH
00816 #define OCR1BH6_REG OCR1BH
00817 #define OCR1BH7_REG OCR1BH
00818
00819
00820 #define TCNT3L0_REG TCNT3L
00821 #define TCNT3L1_REG TCNT3L
00822 #define TCNT3L2_REG TCNT3L
00823 #define TCNT3L3_REG TCNT3L
00824 #define TCNT3L4_REG TCNT3L
00825 #define TCNT3L5_REG TCNT3L
00826 #define TCNT3L6_REG TCNT3L
00827 #define TCNT3L7_REG TCNT3L
00828
00829
00830 #define SP0_REG SPL
00831 #define SP1_REG SPL
00832 #define SP2_REG SPL
00833 #define SP3_REG SPL
00834 #define SP4_REG SPL
00835 #define SP5_REG SPL
00836 #define SP6_REG SPL
00837 #define SP7_REG SPL
00838
00839
00840 #define VBUSTE_REG USBCON
00841 #define IDTE_REG USBCON
00842 #define OTGPADE_REG USBCON
00843 #define FRZCLK_REG USBCON
00844 #define HOST_REG USBCON
00845 #define USBE_REG USBCON
00846
00847
00848 #define PORF_REG MCUSR
00849 #define EXTRF_REG MCUSR
00850 #define BORF_REG MCUSR
00851 #define WDRF_REG MCUSR
00852 #define JTRF_REG MCUSR
00853
00854
00855 #define EERE_REG EECR
00856 #define EEPE_REG EECR
00857 #define EEMPE_REG EECR
00858 #define EERIE_REG EECR
00859 #define EEPM0_REG EECR
00860 #define EEPM1_REG EECR
00861
00862
00863 #define SE_REG SMCR
00864 #define SM0_REG SMCR
00865 #define SM1_REG SMCR
00866 #define SM2_REG SMCR
00867
00868
00869 #define TWIE_REG TWCR
00870 #define TWEN_REG TWCR
00871 #define TWWC_REG TWCR
00872 #define TWSTO_REG TWCR
00873 #define TWSTA_REG TWCR
00874 #define TWEA_REG TWCR
00875 #define TWINT_REG TWCR
00876
00877
00878 #define PCIF0_REG PCIFR
00879
00880
00881 #define WGM20_REG TCCR2A
00882 #define WGM21_REG TCCR2A
00883 #define COM2B0_REG TCCR2A
00884 #define COM2B1_REG TCCR2A
00885 #define COM2A0_REG TCCR2A
00886 #define COM2A1_REG TCCR2A
00887
00888
00889 #define CS20_REG TCCR2B
00890 #define CS21_REG TCCR2B
00891 #define CS22_REG TCCR2B
00892 #define WGM22_REG TCCR2B
00893 #define FOC2B_REG TCCR2B
00894 #define FOC2A_REG TCCR2B
00895
00896
00897 #define EPEN_REG UECONX
00898 #define RSTDT_REG UECONX
00899 #define STALLRQC_REG UECONX
00900 #define STALLRQ_REG UECONX
00901
00902
00903 #define TWPS0_REG TWSR
00904 #define TWPS1_REG TWSR
00905 #define TWS3_REG TWSR
00906 #define TWS4_REG TWSR
00907 #define TWS5_REG TWSR
00908 #define TWS6_REG TWSR
00909 #define TWS7_REG TWSR
00910
00911
00912 #define EEAR0_REG EEARL
00913 #define EEAR1_REG EEARL
00914 #define EEAR2_REG EEARL
00915 #define EEAR3_REG EEARL
00916 #define EEAR4_REG EEARL
00917 #define EEAR5_REG EEARL
00918 #define EEAR6_REG EEARL
00919 #define EEAR7_REG EEARL
00920
00921
00922 #define IVCE_REG MCUCR
00923 #define IVSEL_REG MCUCR
00924 #define PUD_REG MCUCR
00925 #define JTD_REG MCUCR
00926
00927
00928 #define OCR1CL0_REG OCR1CL
00929 #define OCR1CL1_REG OCR1CL
00930 #define OCR1CL2_REG OCR1CL
00931 #define OCR1CL3_REG OCR1CL
00932 #define OCR1CL4_REG OCR1CL
00933 #define OCR1CL5_REG OCR1CL
00934 #define OCR1CL6_REG OCR1CL
00935 #define OCR1CL7_REG OCR1CL
00936
00937
00938 #define OCR1CH0_REG OCR1CH
00939 #define OCR1CH1_REG OCR1CH
00940 #define OCR1CH2_REG OCR1CH
00941 #define OCR1CH3_REG OCR1CH
00942 #define OCR1CH4_REG OCR1CH
00943 #define OCR1CH5_REG OCR1CH
00944 #define OCR1CH6_REG OCR1CH
00945 #define OCR1CH7_REG OCR1CH
00946
00947
00948 #define OCDR0_REG OCDR
00949 #define OCDR1_REG OCDR
00950 #define OCDR2_REG OCDR
00951 #define OCDR3_REG OCDR
00952 #define OCDR4_REG OCDR
00953 #define OCDR5_REG OCDR
00954 #define OCDR6_REG OCDR
00955 #define OCDR7_REG OCDR
00956
00957
00958 #define PINA0_REG PINA
00959 #define PINA1_REG PINA
00960 #define PINA2_REG PINA
00961 #define PINA3_REG PINA
00962 #define PINA4_REG PINA
00963 #define PINA5_REG PINA
00964 #define PINA6_REG PINA
00965 #define PINA7_REG PINA
00966
00967
00968 #define VBUS_REG USBSTA
00969 #define ID_REG USBSTA
00970 #define SPEED_REG USBSTA
00971
00972
00973 #define TXINE_REG UEIENX
00974 #define STALLEDE_REG UEIENX
00975 #define RXOUTE_REG UEIENX
00976 #define RXSTPE_REG UEIENX
00977 #define NAKOUTE_REG UEIENX
00978 #define NAKINE_REG UEIENX
00979 #define FLERRE_REG UEIENX
00980
00981
00982 #define TXB81_REG UCSR1B
00983 #define RXB81_REG UCSR1B
00984 #define UCSZ12_REG UCSR1B
00985 #define TXEN1_REG UCSR1B
00986 #define RXEN1_REG UCSR1B
00987 #define UDRIE1_REG UCSR1B
00988 #define TXCIE1_REG UCSR1B
00989 #define RXCIE1_REG UCSR1B
00990
00991
00992 #define UCPOL1_REG UCSR1C
00993 #define UCSZ10_REG UCSR1C
00994 #define UCSZ11_REG UCSR1C
00995 #define USBS1_REG UCSR1C
00996 #define UPM10_REG UCSR1C
00997 #define UPM11_REG UCSR1C
00998 #define UMSEL10_REG UCSR1C
00999 #define UMSEL11_REG UCSR1C
01000
01001
01002 #define MPCM1_REG UCSR1A
01003 #define U2X1_REG UCSR1A
01004 #define UPE1_REG UCSR1A
01005 #define DOR1_REG UCSR1A
01006 #define FE1_REG UCSR1A
01007 #define UDRE1_REG UCSR1A
01008 #define TXC1_REG UCSR1A
01009 #define RXC1_REG UCSR1A
01010
01011
01012 #define DDB0_REG DDRB
01013 #define DDB1_REG DDRB
01014 #define DDB2_REG DDRB
01015 #define DDB3_REG DDRB
01016 #define DDB4_REG DDRB
01017 #define DDB5_REG DDRB
01018 #define DDB6_REG DDRB
01019 #define DDB7_REG DDRB
01020
01021
01022 #define EIND0_REG EIND
01023
01024
01025 #define UDFNUML_0_REG UDFNUML
01026 #define UDFNUML_1_REG UDFNUML
01027 #define UDFNUML_2_REG UDFNUML
01028 #define UDFNUML_3_REG UDFNUML
01029 #define UDFNUML_4_REG UDFNUML
01030 #define UDFNUML_5_REG UDFNUML
01031 #define UDFNUML_6_REG UDFNUML
01032 #define UDFNUML_7_REG UDFNUML
01033
01034
01035 #define TWD0_REG TWDR
01036 #define TWD1_REG TWDR
01037 #define TWD2_REG TWDR
01038 #define TWD3_REG TWDR
01039 #define TWD4_REG TWDR
01040 #define TWD5_REG TWDR
01041 #define TWD6_REG TWDR
01042 #define TWD7_REG TWDR
01043
01044
01045 #define UDFNUMH_0_REG UDFNUMH
01046 #define UDFNUMH_1_REG UDFNUMH
01047 #define UDFNUMH_2_REG UDFNUMH
01048
01049
01050 #define TWAM0_REG TWAMR
01051 #define TWAM1_REG TWAMR
01052 #define TWAM2_REG TWAMR
01053 #define TWAM3_REG TWAMR
01054 #define TWAM4_REG TWAMR
01055 #define TWAM5_REG TWAMR
01056 #define TWAM6_REG TWAMR
01057
01058
01059 #define ADPS0_REG ADCSRA
01060 #define ADPS1_REG ADCSRA
01061 #define ADPS2_REG ADCSRA
01062 #define ADIE_REG ADCSRA
01063 #define ADIF_REG ADCSRA
01064 #define ADATE_REG ADCSRA
01065 #define ADSC_REG ADCSRA
01066 #define ADEN_REG ADCSRA
01067
01068
01069 #define ADTS0_REG ADCSRB
01070 #define ADTS1_REG ADCSRB
01071 #define ADTS2_REG ADCSRB
01072 #define ADHSM_REG ADCSRB
01073 #define ACME_REG ADCSRB
01074
01075
01076 #define PRADC_REG PRR0
01077 #define PRSPI_REG PRR0
01078 #define PRTIM1_REG PRR0
01079 #define PRTIM0_REG PRR0
01080 #define PRTIM2_REG PRR0
01081 #define PRTWI_REG PRR0
01082
01083
01084 #define UBRR_8_REG UBRR1H
01085 #define UBRR_9_REG UBRR1H
01086 #define UBRR_10_REG UBRR1H
01087 #define UBRR_11_REG UBRR1H
01088
01089
01090 #define OCROA_0_REG OCR0A
01091 #define OCROA_1_REG OCR0A
01092 #define OCROA_2_REG OCR0A
01093 #define OCROA_3_REG OCR0A
01094 #define OCROA_4_REG OCR0A
01095 #define OCROA_5_REG OCR0A
01096 #define OCROA_6_REG OCR0A
01097 #define OCROA_7_REG OCR0A
01098
01099
01100 #define ACIS0_REG ACSR
01101 #define ACIS1_REG ACSR
01102 #define ACIC_REG ACSR
01103 #define ACIE_REG ACSR
01104 #define ACI_REG ACSR
01105 #define ACO_REG ACSR
01106 #define ACBG_REG ACSR
01107 #define ACD_REG ACSR
01108
01109
01110 #define PORTF0_REG PORTF
01111 #define PORTF1_REG PORTF
01112 #define PORTF2_REG PORTF
01113 #define PORTF3_REG PORTF
01114 #define PORTF4_REG PORTF
01115 #define PORTF5_REG PORTF
01116 #define PORTF6_REG PORTF
01117 #define PORTF7_REG PORTF
01118
01119
01120 #define FOC1C_REG TCCR1C
01121 #define FOC1B_REG TCCR1C
01122 #define FOC1A_REG TCCR1C
01123
01124
01125 #define ICR3H0_REG ICR3H
01126 #define ICR3H1_REG ICR3H
01127 #define ICR3H2_REG ICR3H
01128 #define ICR3H3_REG ICR3H
01129 #define ICR3H4_REG ICR3H
01130 #define ICR3H5_REG ICR3H
01131 #define ICR3H6_REG ICR3H
01132 #define ICR3H7_REG ICR3H
01133
01134
01135 #define DDE0_REG DDRE
01136 #define DDE1_REG DDRE
01137 #define DDE2_REG DDRE
01138 #define DDE3_REG DDRE
01139 #define DDE4_REG DDRE
01140 #define DDE5_REG DDRE
01141 #define DDE6_REG DDRE
01142 #define DDE7_REG DDRE
01143
01144
01145 #define UADD0_REG UDADDR
01146 #define UADD1_REG UDADDR
01147 #define UADD2_REG UDADDR
01148 #define UADD3_REG UDADDR
01149 #define UADD4_REG UDADDR
01150 #define UADD5_REG UDADDR
01151 #define UADD6_REG UDADDR
01152 #define ADDEN_REG UDADDR
01153
01154
01155 #define ICR3L0_REG ICR3L
01156 #define ICR3L1_REG ICR3L
01157 #define ICR3L2_REG ICR3L
01158 #define ICR3L3_REG ICR3L
01159 #define ICR3L4_REG ICR3L
01160 #define ICR3L5_REG ICR3L
01161 #define ICR3L6_REG ICR3L
01162 #define ICR3L7_REG ICR3L
01163
01164
01165 #define SPMEN_REG SPMCSR
01166 #define PGERS_REG SPMCSR
01167 #define PGWRT_REG SPMCSR
01168 #define BLBSET_REG SPMCSR
01169 #define RWWSRE_REG SPMCSR
01170 #define SIGRD_REG SPMCSR
01171 #define RWWSB_REG SPMCSR
01172 #define SPMIE_REG SPMCSR
01173
01174
01175 #define NBUSYBK0_REG UESTA0X
01176 #define NBUSYBK1_REG UESTA0X
01177 #define DTSEQ0_REG UESTA0X
01178 #define DTSEQ1_REG UESTA0X
01179 #define UNDERFI_REG UESTA0X
01180 #define OVERFI_REG UESTA0X
01181 #define CFGOK_REG UESTA0X
01182
01183
01184 #define PORTB0_REG PORTB
01185 #define PORTB1_REG PORTB
01186 #define PORTB2_REG PORTB
01187 #define PORTB3_REG PORTB
01188 #define PORTB4_REG PORTB
01189 #define PORTB5_REG PORTB
01190 #define PORTB6_REG PORTB
01191 #define PORTB7_REG PORTB
01192
01193
01194 #define ADCL0_REG ADCL
01195 #define ADCL1_REG ADCL
01196 #define ADCL2_REG ADCL
01197 #define ADCL3_REG ADCL
01198 #define ADCL4_REG ADCL
01199 #define ADCL5_REG ADCL
01200 #define ADCL6_REG ADCL
01201 #define ADCL7_REG ADCL
01202
01203
01204 #define ADCH0_REG ADCH
01205 #define ADCH1_REG ADCH
01206 #define ADCH2_REG ADCH
01207 #define ADCH3_REG ADCH
01208 #define ADCH4_REG ADCH
01209 #define ADCH5_REG ADCH
01210 #define ADCH6_REG ADCH
01211 #define ADCH7_REG ADCH
01212
01213
01214 #define OCR3BL0_REG OCR3BL
01215 #define OCR3BL1_REG OCR3BL
01216 #define OCR3BL2_REG OCR3BL
01217 #define OCR3BL3_REG OCR3BL
01218 #define OCR3BL4_REG OCR3BL
01219 #define OCR3BL5_REG OCR3BL
01220 #define OCR3BL6_REG OCR3BL
01221 #define OCR3BL7_REG OCR3BL
01222
01223
01224 #define OCR3BH0_REG OCR3BH
01225 #define OCR3BH1_REG OCR3BH
01226 #define OCR3BH2_REG OCR3BH
01227 #define OCR3BH3_REG OCR3BH
01228 #define OCR3BH4_REG OCR3BH
01229 #define OCR3BH5_REG OCR3BH
01230 #define OCR3BH6_REG OCR3BH
01231 #define OCR3BH7_REG OCR3BH
01232
01233
01234 #define TOIE2_REG TIMSK2
01235 #define OCIE2A_REG TIMSK2
01236 #define OCIE2B_REG TIMSK2
01237
01238
01239 #define TOIE3_REG TIMSK3
01240 #define OCIE3A_REG TIMSK3
01241 #define OCIE3B_REG TIMSK3
01242 #define OCIE3C_REG TIMSK3
01243 #define ICIE3_REG TIMSK3
01244
01245
01246 #define TOIE0_REG TIMSK0
01247 #define OCIE0A_REG TIMSK0
01248 #define OCIE0B_REG TIMSK0
01249
01250
01251 #define TOIE1_REG TIMSK1
01252 #define OCIE1A_REG TIMSK1
01253 #define OCIE1B_REG TIMSK1
01254 #define OCIE1C_REG TIMSK1
01255 #define ICIE1_REG TIMSK1
01256
01257
01258 #define PLOCK_REG PLLCSR
01259 #define PLLE_REG PLLCSR
01260 #define PLLP0_REG PLLCSR
01261 #define PLLP1_REG PLLCSR
01262 #define PLLP2_REG PLLCSR
01263
01264
01265 #define PCINT0_REG PCMSK0
01266 #define PCINT1_REG PCMSK0
01267 #define PCINT2_REG PCMSK0
01268 #define PCINT3_REG PCMSK0
01269 #define PCINT4_REG PCMSK0
01270 #define PCINT5_REG PCMSK0
01271 #define PCINT6_REG PCMSK0
01272 #define PCINT7_REG PCMSK0
01273
01274
01275 #define XMM0_REG XMCRB
01276 #define XMM1_REG XMCRB
01277 #define XMM2_REG XMCRB
01278 #define XMBK_REG XMCRB
01279
01280
01281 #define SRW00_REG XMCRA
01282 #define SRW01_REG XMCRA
01283 #define SRW10_REG XMCRA
01284 #define SRW11_REG XMCRA
01285 #define SRL0_REG XMCRA
01286 #define SRL1_REG XMCRA
01287 #define SRL2_REG XMCRA
01288 #define SRE_REG XMCRA
01289
01290
01291 #define PINC0_REG PINC
01292 #define PINC1_REG PINC
01293 #define PINC2_REG PINC
01294 #define PINC3_REG PINC
01295 #define PINC4_REG PINC
01296 #define PINC5_REG PINC
01297 #define PINC6_REG PINC
01298 #define PINC7_REG PINC
01299
01300
01301 #define PINB0_REG PINB
01302 #define PINB1_REG PINB
01303 #define PINB2_REG PINB
01304 #define PINB3_REG PINB
01305 #define PINB4_REG PINB
01306 #define PINB5_REG PINB
01307 #define PINB6_REG PINB
01308 #define PINB7_REG PINB
01309
01310
01311 #define INTF0_REG EIFR
01312 #define INTF1_REG EIFR
01313 #define INTF2_REG EIFR
01314 #define INTF3_REG EIFR
01315 #define INTF4_REG EIFR
01316 #define INTF5_REG EIFR
01317 #define INTF6_REG EIFR
01318 #define INTF7_REG EIFR
01319
01320
01321 #define PINF0_REG PINF
01322 #define PINF1_REG PINF
01323 #define PINF2_REG PINF
01324 #define PINF3_REG PINF
01325 #define PINF4_REG PINF
01326 #define PINF5_REG PINF
01327 #define PINF6_REG PINF
01328 #define PINF7_REG PINF
01329
01330
01331 #define PINE0_REG PINE
01332 #define PINE1_REG PINE
01333 #define PINE2_REG PINE
01334 #define PINE3_REG PINE
01335 #define PINE4_REG PINE
01336 #define PINE5_REG PINE
01337 #define PINE6_REG PINE
01338 #define PINE7_REG PINE
01339
01340
01341 #define PIND0_REG PIND
01342 #define PIND1_REG PIND
01343 #define PIND2_REG PIND
01344 #define PIND3_REG PIND
01345 #define PIND4_REG PIND
01346 #define PIND5_REG PIND
01347 #define PIND6_REG PIND
01348 #define PIND7_REG PIND
01349
01350
01351 #define OCR1AH0_REG OCR1AH
01352 #define OCR1AH1_REG OCR1AH
01353 #define OCR1AH2_REG OCR1AH
01354 #define OCR1AH3_REG OCR1AH
01355 #define OCR1AH4_REG OCR1AH
01356 #define OCR1AH5_REG OCR1AH
01357 #define OCR1AH6_REG OCR1AH
01358 #define OCR1AH7_REG OCR1AH
01359
01360
01361 #define OCR1AL0_REG OCR1AL
01362 #define OCR1AL1_REG OCR1AL
01363 #define OCR1AL2_REG OCR1AL
01364 #define OCR1AL3_REG OCR1AL
01365 #define OCR1AL4_REG OCR1AL
01366 #define OCR1AL5_REG OCR1AL
01367 #define OCR1AL6_REG OCR1AL
01368 #define OCR1AL7_REG OCR1AL
01369
01370
01371 #define TOV0_REG TIFR0
01372 #define OCF0A_REG TIFR0
01373 #define OCF0B_REG TIFR0
01374
01375
01376 #define PRUSART1_REG PRR1
01377 #define PRTIM3_REG PRR1
01378 #define PRUSB_REG PRR1
01379
01380
01381